IP Library Granted Patent US 8,706,957
Granted Patent B2
US 8,706,957 · App. 13/620,980 · Granted Apr 22, 2014

Multi-partitioning of memories

Inventors: Danilo Caraccio (Buonalbergo, IT); Emanuele Confalonieri (Lesmo, IT); Federico Tiziani (Muggio', IT)
Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,706,957
App. No.
13/620,980
Granted
Apr 22, 2014
Kind
B2
Abstract

Various embodiments comprise apparatuses and methods including a method of reconfiguring partitions in a memory device as directed by a host. The method includes managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set, and mapping portions of a second memory having the attribute enhanced set through a second interface controller. Additional apparatuses and methods are described.

Claims (41)

1. A method, comprising:

managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set;

mapping portions of a second memory having the attribute enhanced set through a second interface controller;

configuring the first interface controller to be aware of the existence of the second interface controller; and

configuring the second interface controller not to be aware of the first interface controller.

2. The method of claim 1 , further comprising tracking memory partitions that are enabled to map the memory partitions in the first memory or the second memory.

3. The method of claim 2 , further comprising storing indications of the tracking within a register management block located in each of the first interface controller and the second interface controller.

4. The method of claim 1 , further comprising executing state transitions to reach an inactive state during a power management mode in both the first interface controller and the second interface controller.

5. The method of claim 1 , further comprising:

inhibiting responses to a host from the second interface controller; and

generating the responses to the host from the first interface controller.

6. The method of claim 1 , further comprising abstracting a type of memory used to form the first memory and the second memory from a host.

7. The method of claim 1 , further comprising servicing all requests for data from a host through the first memory controller.

8. The method of claim 1 , further comprising, based on a request from a host, configuring, by the first interface controller, portions of the first memory to include the attribute enhanced set.

9. The method of claim 1 , further comprising providing responses to a host from the second interface controller when the first interface controller is in a power saving mode and requests have been sent from the host to the first interface controller.

10. A method, comprising:

managing commands through a first interface controller to mapped portions of a first non-volatile memory, the first memory not including an attribute enhanced set;

managing commands through a second interface controller to mapped portions of a second non-volatile memory, the second memory including an attribute enhanced set;

inhibiting responses to a host from the second interface controller; and

generating the responses to the host from the first interface controller.

11. The method of claim 10 , wherein the first memory comprises a NAND flash memory and the second memory comprises a Phase-Change Memory (PCM).

12. The method of claim 10 , further comprising managing command-response transitions between a host and either the first interface controller or the second interface controller through the first interface controller.

13. The method of claim 10 , further comprising directing commands coming from a host to the second interface controller through the first interface controller.

14. The method of claim 10 , further comprising communicating commands coming from a host to the first interface controller and to the second interface controller using a common bus.

15. A method, comprising:

managing commands through a first interface controller to mapped portions of a first memory without an attribute enhanced set, the first memory comprising NAND flash; and

mapping portions of a second memory with the attribute enhanced set through a second interface controller, the second memory comprising Phase-Change Memory (PCM), the first memory and the second memory forming portions of an embedded multi-media card (e-MMC) device; and

providing responses to a host from the second interface controller when the first interface controller is in a power saving mode and requests have been sent from the host to the first interface controller.

16. The method of claim 15 , further comprising providing responses to a host from the first memory or the second memory through only the first interface controller.

17. The method of claim 15 , further comprising receiving data from a host and sending data to the host from the second memory through the second interface controller as requested by the host.

18. The method of claim 15 , further comprising partitioning the second memory using the second interface controller.

19. The method of claim 15 , further comprising differentiating memory portions in the second memory to provide differing usage models within the different memory portions of the e-MMC memory device.

20. A method, comprising:

managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set;

mapping portions of a second memory having the attribute enhanced set through a second interface controller;

inhibiting responses to a host from the second interface controller; and

generating the responses to the host from the first interface controller.

21. A method, comprising:

managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set;

mapping portions of a second memory having the attribute enhanced set through a second interface controller; and

providing responses to a host from the second interface controller when the first interface controller is in a power saving mode and requests have been sent from the host to the first interface controller.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Continuation 12628152 · Nov 30, 2009
Related Publication 20130019058A1 · Jan 17, 2013