IP Library Patent Application 13621887
Patent Application
App. No. 13/621,887

METHOD AND APPARATUS FOR CONNECTING INLAID CHIP INTO PRINTED CIRCUIT BOARD

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/621,887
Abstract

A method and apparatus for mounting microchips 3 into Printed Circuit Boards (PCB) 1 is described. The PCB 1 is provided with a cavity 2 into which the microchip 3 is mounted. Connections 28 are made to signal lines in the PCB 1 and the cavity 2 filled with molding compound 30. In some embodiments one 4 or two 5 inlaid metal layers are thermally connected to microchip 3 to improve thermal conductivity. Thermal panels 8 and 9 or heat sinks 18 and 19 are attached to the inlaid metal layers 4 and 5 to further increase thermal conductivity depending upon the embodiment.

Claims (22)

1 . A Printed Circuit Board (PCB) comprising:

a substantially planar top surface; and

a substantially planar bottom surface; and

an electrically insulating material extending between said top and said bottom surface;

a cavity in said electrically insulating material configured to accept a microchip.

2 . A Printed Circuit Board (PCB) as in claim 1 , further comprising: a first inlaid metal layer in said cavity configured to be in thermal connection with any microchip in said cavity.

3 . A Printed Circuit Board (PCB) as in claim 2 , wherein said first inlaid metal layer is configured for attachment to a thermal panel.

4 . A Printed Circuit Board (PCB) as in claim 2 , wherein said first inlaid metal layer is configured for attachment to heat sink.

5 . A Printed Circuit Board (PCB) as in claim 2 , further comprising a second inlaid metal layer in said cavity configured to be in thermal connection with the side opposite that of said first inlaid metal layer of any microchip in said cavity.

6 . A Printed Circuit Board (PCB) as in claim 5 , wherein said second inlaid metal layer is configured for attachment to a thermal panel.

7 . A Printed Circuit Board (PCB) as in claim 5 , wherein said second inlaid metal layer is configured for attachment to a heat sink.

8 . A Printed Circuit Board (PCB) as in claim 1 , further comprising: a molding composition filling at least a portion of said cavity.

9 . A Printed Circuit Board (PCB) as in claim 1 , further comprising: at least one signal line passing under said cavity.

10 . A Printed Circuit Board (PCB) as in claim 1 , further comprising: an electrical connection configured to connect to any microchip in said cavity.

11 . A Printed Circuit Board (PCB) as in claim 11 , wherein said electrical connection includes a pad configured to attach to a bonding wire.

12 . A Printed Circuit Board (PCB) as in claim 11 , wherein said electrical connection further includes a bump pad configured to attach to a solder ball.

13 . A method for attaching microchips to a printed circuit board comprising the steps of; providing a cavity in said printed circuit board, and, placing a microchip in the cavity provided, and, further providing electrical connections to the microchip.

14 . A method for attaching microchips to a printed circuit board as in claim 13 further comprising the step of providing a path for heat to escape the microchip by use of a metal inlay.

15 . A method for attaching microchips to a printed circuit board as in claim 15 further comprising the step of providing a heat radiator connected to the metal inlay.

16 . A method for attaching microchips to a printed circuit board as in claim 15 wherein the heat radiator is a heat sink

17 . A method for attaching microchips to a printed circuit board as in claim 15 wherein the heat radiator is a thermal panel

18 . A method for attaching microchips to a printed circuit board as in claim 14 further comprising the step of further providing a second path for heat to escape the microchip positioned on the side of the microchip opposite the first heat escape path.

Assignments (5)
RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS) Recorded Oct 12, 2018
From: ROYAL BANK OF CANADA, AS LENDER
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 047645/0424 →
U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Recorded Sep 9, 2014
From: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
To: CPPIB CREDIT INVESTMENTS INC., AS LENDER; ROYAL BANK OF CANADA, AS LENDER
Reel/Frame 033706/0367 →
CHANGE OF ADDRESS Recorded Sep 3, 2014
From: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 033678/0096 →
CHANGE OF NAME Recorded Mar 13, 2014
From: MOSAID TECHNOLOGIES INCORPORATED
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 032439/0638 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2012
From: PYEON, HONG BEOM
To: MOSAID TECHNOLOGIES INCORPORATED
Reel/Frame 029300/0794 →