IP Library Granted Patent US 8,779,504
Granted Patent B2
US 8,779,504 · App. 13/627,709 · Granted Jul 15, 2014

Semiconductor device

Inventor: Noriyuki Iwamuro (Matsumoto, JP)
Assignee: Fuji Electric Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,779,504
App. No.
13/627,709
Granted
Jul 15, 2014
Kind
B2
Abstract

A super-junction semiconductor substrate is configured in such a manner that an n-type semiconductor layer of a parallel pn structure is opposed to a boundary region between an active area and a peripheral breakdown-resistant structure area. A high-concentration region is formed at the center between p-type semiconductor layers that are located on both sides of the above n-type semiconductor layer. A region where a source electrode is in contact with a channel layer is formed over the n-type semiconductor layer. A portion where the high-concentration region is in contact with the channel layer functions as a diode. The breakdown voltage of the diode is set lower than that of the device.

Claims (23)

1. A semiconductor device comprising:

a high-impurity-concentration semiconductor substrate of a first conductivity type;

a parallel pn structure formed on the semiconductor substrate and in which regions of the first conductivity type and regions of a second conductivity type are arranged alternately and joined to each other;

a channel region of the second conductivity type formed on part of a surface of the parallel pn structure;

source regions of the first conductivity type which occupy surface portions of the channel region;

trenches which are adjacent to the source regions and penetrate through the channel region so as to reach the parallel pn structure;

gate electrodes formed on surfaces of the trenches with gate oxide films interposed in between;

an insulating layer formed on surfaces of the gate electrodes;

a source electrode formed on part of a surface of the insulating layer and is in contact with surfaces of the channel region and the source regions;

a drain electrode formed on part of the surface of the insulating layer and a surface of the regions of the first conductivity type of the parallel pn structure; and

a diode formed on part of the surface of the insulating film in such a manner that it is in contact with the gate electrode and the drain electrode and that its anode is located on the side of the gate electrode and its cathode is located on the side of the drain electrode, and which is low in breakdown voltage than an active area.

2. The semiconductor device according to claim 1 , wherein the parallel pn structure is striped by the regions of the first conductivity type and the regions of the second conductivity type.

3. A semiconductor device comprising:

a high-impurity-concentration semiconductor substrate of a first conductivity type;

a parallel pn structure formed on the semiconductor substrate and in which regions of the first conductivity type and regions of a second conductivity type are arranged alternately and joined to each other;

a channel region of the second conductivity type formed on part of a surface of the parallel pn structure;

a source region of the first conductivity type which occupies a surface portion of the channel region;

a gate electrode formed on a surface of the parallel pn structure with a gate oxide film interposed in between so as to be in contact with the source region and the channel region;

an insulating layer formed on a surface of the gate electrode;

a source electrode formed on part of a surface of the insulating layer and is in contact with surfaces of the channel region and the source region;

a drain electrode formed on part of the surface of the insulating layer and a surface of the regions of the first conductivity type of the parallel pn structure; and

a diode formed on part of the surface of the insulating film in such a manner that it is in contact with the gate electrode and the drain electrode and that its anode is located on the side of the gate electrode and its cathode is located on the side of the drain electrode, and which is low in breakdown voltage than an active area.

4. The semiconductor device according to claim 3 , wherein the parallel pn structure is striped by the regions of the first conductivity type and the regions of the second conductivity type.

Assignments (2)
CHANGE OF NAME Recorded Oct 1, 2012
From: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 029075/0865 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2012
From: IWAMURO, NORIYUKI
To: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.
Reel/Frame 029037/0201 →
Priority Claims (1)
JP 2007-254636 · Sep 28, 2007 · national
Continuity (3)
Division 13049463 · Mar 16, 2011
Division 12240564 · Sep 29, 2008
Related Publication 20130020633A1 · Jan 24, 2013