IP Library Granted Patent US 8,453,318
Granted Patent B2
US 8,453,318 · App. 13/651,771 · Granted Jun 4, 2013

Method for making a planar coil

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,453,318
App. No.
13/651,771
Granted
Jun 4, 2013
Kind
B2
Abstract

A method of making a planar coil is disclosed in the present invention. First, a substrate having a trench is provided. Then, a barrier and a seed layer are formed on the substrate in sequence. An isolative layer is used for guiding a conductive material to flow into a lower portion of the trench such that accumulation of the conductive material at opening of the trench is prevented before the lower portion of the trench is completely filled up, thereby avoiding gap formation in the trench.

Claims (23)

1. A method for making a planar coil, comprising the steps of:

a) providing a substrate;

b) covering a predetermined area of the substrate with a patterned photoresist layer;

c) etching the substrate to form a trench at a place outside of the predetermined area;

d) removing the photoresist layer;

e) applying a barrier on the substrate;

f) growing a seed layer on the barrier;

g) covering the predetermined area with an isolative layer which extends slightly into the trench;

h) filling up the trench with a conductive material by electroplating; and

i) removing a portion of the isolative layer and the seed layer located above the predetermined area;

wherein the isolative layer guides the conductive material to flow into a lower portion of the trench such that accumulation of the conductive material at opening of the trench is prevented before the lower portion of the trench is completely filled up, thereby avoiding gap formation in the trench.

2. The method according to claim 1 , wherein step c) is performed by deep reactive-ion etching (DRIE).

3. The method according to claim 1 , wherein step d) is conducted by use of acetone.

4. The method according to claim 1 , wherein step i) is conducted by use of buffered oxide etch (BOE) for removing the isolative layer, and hydrogen peroxide, ammonium hydroxide, or an acetic acid based etchant is used for removing the seed layer.

5. The method according to claim 1 , wherein the seed layer is formed by sputtering.

6. The method according to claim 1 , wherein the substrate is made of silicon.

7. The method according to claim 1 , wherein the barrier is electrically insulated.

8. The method according to claim 7 , wherein the barrier is made of silicon dioxide.

9. The method according to claim 1 , wherein the seed layer is made of copper, titanium, or a mixture thereof.

10. The method according to claim 1 , wherein the isolative layer is made of silicon dioxide.

11. The method according to claim 1 , wherein step g) is performed by plasma-enhanced chemical vapor deposition (PECVD).

12. The method according to claim 1 , wherein the conductive material is copper.

13. The method according to claim 1 , further comprising a step of j) forming a hole through center of the substrate to form a loop-shaped planar coil.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2014
From: TOUCH MICRO-SYSTEM TECHNOLOGY CORP.
To: GREDMANN TAIWAN LTD.
Reel/Frame 033009/0642 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2014
From: TOUCH MICRO-SYSTEM TECHNOLOGY CORP.
To: GREDMAN TAIWAN LTD.
Reel/Frame 032978/0275 →