IP Library Granted Patent US 9,171,798
Granted Patent B2
US 9,171,798 · App. 13/750,814 · Granted Oct 27, 2015

Methods and apparatus for transmission lines in packages

Inventors: Yu-Ling Lin (Taipei, TW); Hsiao-Tsung Yen (Tainan, TW); Chin-Wei Kuo (Zhubei, TW); Min-Chie Jeng (Taipei, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L23/5225H01L23/49811H01L23/49822H01L23/525H01L23/66H01L23/5329H01L23/53223H01L23/53238H01L23/53257H01L2223/6627H01L2924/0002H01P5/028Y10T29/49124
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,171,798
App. No.
13/750,814
Granted
Oct 27, 2015
Kind
B2
Abstract

Methods and apparatus for forming a semiconductor device package with a transmission line using a micro-bump layer are disclosed. The micro-bump layer may comprise micro-bumps and micro-bump lines, formed between a top device and a bottom device. A signal transmission line may be formed using a micro-bump line above a bottom device. A ground plane may be formed using a redistribution layer (RDL) within the bottom device, or using additional micro-bump lines. The RDL formed ground plane may comprise open slots. There may be RDLs at the bottom device and the top device above and below the micro-bump lines to form parts of the ground planes.

Claims (31)

1. A package, comprising:

a device comprising a substrate, an insulating layer on a first side of the substrate, and a first redistribution layer (RDL) within the device, the first RDL comprising a first conductive element;

a micro-bump layer above the device, the micro-bump layer comprising a micro-bump line and a micro-bump, wherein the micro-bump line and the micro-bump intersect a plane that is parallel to a first side of the insulating layer, and wherein the micro-bump line is above the first conductive element and separated from the first conductive element by the insulating layer, the micro-bump being an exterior connector; and

a transmission line comprising the first conductive element as a ground plane and the micro-bump line as a signal transmission line.

2. The package of claim 1 , wherein the signal transmission line further comprises an under bump metal (UBM) line placed above the insulating layer connected to the micro-bump line.

3. The package of claim 1 , wherein the micro-bump line and the micro-bump each comprise a layer of copper and a layer of solder material.

4. The package of claim 1 , wherein the ground plane further comprises a metal layer within the device, the metal layer connected to the first conductive element.

5. The package of claim 1 , wherein the first conductive element is located either within the insulating layer at the first side of the substrate, or located at a second side of the substrate opposite to the first side.

6. The package of claim 1 , wherein the first conductive element comprises an open slot.

7. A package, comprising:

a first device comprising a substrate and an insulating layer on the substrate; and

a micro-bump layer above the first device, the micro-bump layer comprising a first micro-bump line, a second micro-bump line, a third micro-bump line, and a micro-bump, wherein the first micro-bump line and the second micro-bump line form a pair of ground planes of a transmission line, wherein the third micro-bump line forms a signal transmission line of the transmission line, wherein the third micro-bump line is between the first micro-bump line and the second micro-bump line, wherein the micro-bump is an exterior connector, and wherein the first micro-bump line, the second micro-bump line, the third micro-bump line, and the micro-bump intersect a plane that is parallel to a first side of the insulating layer and are separated from each other by an underfill material.

8. The package of claim 7 , wherein the first device further comprises a first under bump metal (UBM) line placed above the insulating layer and connected to the first micro-bump line, a second UBM line placed above the insulating layer and connected to the second micro-bump line, and a third UBM line placed above the insulating layer and connected to the third micro-bump line.

9. The package of claim 7 , wherein the first micro-bump line comprises a layer of copper and a layer of solder material, the second micro-bump line comprises a layer of copper and a layer of solder material, the third micro-bump line comprises a layer of copper and a layer of solder material, and the micro-bump comprises a layer of copper and a layer of solder material.

10. The package of claim 7 , wherein the first device further comprises a first redistribution layer (RDL) within the first device connected to the first micro-bump line, a second RDL within the first device connected to the second micro-bump line, and a third RDL within the first device connected to the third micro-bump line.

11. The package of claim 10 , further comprising:

a second device above the micro-bump layer, the second device comprising a fourth RDL within the second device and connected to the first micro-bump line, a fifth RDL within the second device and connected to the second micro-bump line, and a sixth RDL within the second device and connected to the third micro-bump line.

12. The package of claim 11 , further comprising:

a fourth micro-bump line connected to the first RDL and the fourth RDL, a fifth micro-bump line connected to the third RDL and the fifth RDL, and a sixth micro-bump line connected to the third RDL and the sixth RDL.

13. The package of claim 7 , further comprising: a seventh RDL within the first device, which is a third ground plane of the transmission line.

14. The package of claim 13 , wherein the seventh RDL is connected to the first micro-bump line and the second micro-bump line.

15. The package of claim 13 , wherein the seventh RDL comprises an open slot.

16. A method for forming a package, comprising:

providing a device comprising a substrate, an insulating layer on a first side of the substrate, and a first redistribution layer (RDL) within the device, the first RDL comprising a first conductive element, wherein the first conductive element is a ground plane of a transmission line;

forming a micro-bump layer above the device, the micro-bump layer comprising a first micro-bump line and a micro-bump, the first micro-bump line formed above the first conductive element and separated from the first conductive element by the insulating layer, the micro-bump being an exterior connector, wherein the first micro-bump line and the micro-bump intersect a plane that is parallel to a first side of the insulating layer, and wherein the first micro-bump line is a signal transmission line of the transmission line; and

covering the first micro-bump line with an insulating underfill material.

17. The method of claim 16 , wherein forming the micro-bump layer further comprises:

forming a second micro-bump line and a third micro-bump line above the device as an additional pair of ground planes for the transmission line, and wherein the micro-bump, the first micro-bump line, the second micro-bump line, and the third micro-bump line intersect a plane that is parallel to a first side of the insulating layer and are separated from each other by the insulating underfill material, and wherein corresponding layers of the micro-bump, the first micro-bump line, the second micro-bump line, and the third micro-bump line are formed of a same material.

18. The package of claim 1 , wherein corresponding layers of the micro-bump line and the micro-bump are formed of a same material.

19. The package of claim 7 , wherein corresponding layers of the first micro-bump line, the second micro-bump line, the third micro-bump line, and the micro-bump are formed of a same material.

20. The method of claim 16 , wherein corresponding layers of the first micro-bump line and the micro-bump are formed of a same material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2013
From: LIN, YU-LING; YEN, HSIAO-TSUNG; KUO, CHIN-WEI; JENG, MIN-CHIE
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 029728/0361 →
Continuity (1)
Related Publication 20140211438A1 · Jul 31, 2014