IP Library Patent Application 13789660
Patent Application
App. No. 13/789,660

LEAD FRAME FOR SEMICONDUCTOR PACKAGE

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/789,660
Abstract

A lead frame having a die support area for supporting a semiconductor die, a plurality of leads surrounding the die support area, and a dam bar connecting adjacent leads. The dam bar has a dummy tab between adjacent ones of the leads that transversely extends towards the die support area. The presence of the dummy tab reduces the volume of mold compound between the lead frame leads and thus, when the lead frame is cut via punching, only the lead frame is cut and not the molding material. This reduces mechanical stress during singulation significantly and as a result, the occurrence of package cracking is reduced. In addition, less mold compound at the dam bar inter-lead reduces debris during cutting, which in turn reduces debris from contaminating the package.

Claims (28)

1 . A lead frame, comprising:

a die support area for supporting a semiconductor die;

a plurality of leads surrounding the die support area;

a dam bar connecting adjacent leads, wherein dam bar inter-lead areas are formed between adjacent ones of the leads; and

a plurality of dummy tabs located between adjacent leads and extending transversely towards the die support area, wherein during a molding operation, the dummy tab reduces a volume of molding material in the dam bar inter-lead area.

2 . The lead frame of claim 1 , wherein each lead has an inner lead portion and an outer lead portion, and the dam bar connects the adjacent leads at a location between the inner lead portion and the outer lead portion.

3 . The lead frame of claim 1 , wherein each lead has an outer end, and the dam bar connects the adjacent leads at the outer ends.

4 . The lead frame of claim 1 , wherein there is a gap between the dummy tab and the adjacent leads.

5 . The lead frame of claim 1 , wherein a length of the dummy tab is less than a length of the adjacent leads.

6 . A method of assembling a semiconductor device, comprising:

providing a lead frame comprising:

a die support area for supporting a semiconductor die,

a plurality of leads surrounding the die support area, wherein each lead has a die connect area,

a dam bar connecting adjacent ones of the leads, wherein , and

a plurality of dummy tabs located between adjacent leads and extending transversely from the dam bar towards the die support area;

attaching a semiconductor die to the die support area of the lead frame;

electrically connecting the die connect area of the leads to the semiconductor die;

encapsulating the semiconductor die and the die connect area of the leads with a molding material, wherein the dummy tab reduces a volume of molding material in the dam bar inter-lead areas; and

removing the dam bar and the dummy tab.

7 . The method of assembling a semiconductor device of claim 6 , wherein each lead of the lead frame has an inner lead portion and an outer lead portion, and the dam bar connects the adjacent leads at a location between the inner lead portion and the outer lead portion.

8 . The method of assembling a semiconductor device of claim 6 , wherein each lead of the lead frame has an outer end, and the dam bar connects the adjacent leads at the outer ends.

9 . The method of assembling a semiconductor device of claim 6 , wherein there is a gap between the dummy tab and the adjacent leads.

10 . The method of assembling a semiconductor device of claim 6 , wherein the electrically connecting step comprises electrically connecting the leads with the semiconductor die with bond wires.

11 . The method of assembling a semiconductor device of claim 6 , wherein the electrically connecting step comprises electrically connecting the leads with the semiconductor die with solder bumps.

12 . The method of assembling a semiconductor device of claim 6 , wherein the removing step comprises cutting the dam bar and the dummy tab with a punch.

13 . The method of assembling a semiconductor device of claim 6 , wherein the removing step comprises removing the dam bar and the dummy tab with a saw.

14 . The method of assembling a semiconductor device of claim 6 , wherein the removing step comprises removing the dam bar and the dummy tab by laser cutting.

15 . The method of assembling a semiconductor device of claim 6 , wherein the removing step comprises etching the dam bar and the dummy tab.

Assignments (18)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0704 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0725 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0744 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded May 20, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 030445/0737 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded May 20, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030445/0709 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded May 20, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030445/0581 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2013
From: SHIM, MUN LECK; LEONG, VOON KWAI; SEAH, JHEN WEI
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 029947/0467 →