IP Library Granted Patent US 9,006,640
Granted Patent B2
US 9,006,640 · App. 13/801,353 · Granted Apr 14, 2015

Image pickup apparatus capable of switching between modes to reduce power consumption

Inventors: Yuichiro Yamashita (Hsinchu, TW); Takashi Matsuda (Yokohama, JP)
Assignee: Canon Kabushiki Kaisha
H04N5/3698H04N5/357
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,006,640
App. No.
13/801,353
Granted
Apr 14, 2015
Kind
B2
Abstract

An embodiment of an image pickup apparatus according to the present invention includes, on a semiconductor substrate, an imaging area having a plurality of pixel columns and a plurality of column circuits each of which is provided for each pixel column or a plurality of pixel columns. Each of the column circuits has a first circuit block and a second circuit block, and the first and second circuit blocks receive a bias voltage via a common wire. The first circuit block includes an amplifier circuit. The second circuit block is configured to be capable of switching between a first mode and a second mode with smaller power consumption than the first mode. A shift period from the second mode to the first mode by the second circuit block is a period excluding a period during which an amplifier circuit in the first circuit block is performing an amplifying operation.

Claims (17)

1. An image pickup apparatus comprising, on a semiconductor substrate, an imaging area having a plurality of pixel columns and a plurality of column circuits each of which is provided for each pixel column or a plurality of pixel columns, wherein

each of the column circuits has a first circuit block and a second circuit block, and the first and second circuit blocks receive a bias voltage via a common wire;

the first circuit block includes an amplifier circuit;

the second circuit block is configured to be capable of switching between a first mode and a second mode with smaller power consumption than the first mode; and

a shift period from the second mode to the first mode by the second circuit block is a period excluding a period during which an amplifier circuit in the first circuit block is performing an amplifying operation.

2. The image pickup apparatus according to claim 1 , wherein the amplifier circuit has an amplifier circuit in a previous stage and an amplifier circuit in a subsequent stage which amplifies a signal from the amplifier circuit in the previous stage.

3. The image pickup apparatus according to claim 1 , wherein the second circuit block has a signal holding unit which stores or holds a signal amplified by the amplifier circuit.

4. The image pickup apparatus according to claim 1 , wherein the pixel has a pixel amplifying unit.

5. The image pickup apparatus according to claim 4 , further comprising a bias supply unit which supplies a bias current to the pixel amplifying unit.

6. The image pickup apparatus according to claim 5 , wherein the bias supply unit operates by switching between a third mode and a fourth mode with smaller power consumption than the third mode.

7. The image pickup apparatus according to claim 1 , wherein the amplifier circuit operates by switching between a fifth mode and a sixth mode with smaller power consumption than the fifth mode.

8. The image pickup apparatus according to claim 3 , wherein a signal held in the signal holding unit is scanned by a horizontal scanning circuit sequentially or randomly and is output to an output unit.

9. An image pickup apparatus comprising, on a semiconductor substrate, an imaging area having a plurality of pixel columns and a plurality of column circuits each of which is provided for each pixel column or a plurality of pixel columns, wherein

each of the column circuits has an amplifier circuit and a signal holding unit which stores or holds a signal amplified by the amplifier circuit, and the amplifier circuit and signal holding unit receive a bias voltage via a common wire;

the amplifier circuit is configured to be capable of switching between a first mode and a second mode with smaller power consumption than the first mode;

the signal holding unit is configured to be capable of switching between a third mode and a fourth mode with smaller power consumption than the third mode; and

a shift period from the fourth mode to the third mode is a period excluding a period during which the amplifier circuit is operating in the first mode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 6, 2014
From: YAMASHITA, YUICHIRO; MATSUDA, TAKASHI
To: CANON KABUSHIKI KAISHA
Reel/Frame 032164/0405 →
Priority Claims (1)
JP 2012-063731 · Mar 21, 2012 · national
Continuity (1)
Related Publication 20130248688A1 · Sep 26, 2013