IP Library Granted Patent US 8,686,411
Granted Patent B2
US 8,686,411 · App. 13/837,736 · Granted Apr 1, 2014

Methods of self-aligned growth of chalcogenide memory access device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,686,411
App. No.
13/837,736
Granted
Apr 1, 2014
Kind
B2
Abstract

Self-aligning fabrication methods for forming memory access devices comprising a doped chalcogenide material. The methods may be used for forming three-dimensionally stacked cross point memory arrays. The method includes forming an insulating material over a first conductive electrode, patterning the insulating material to form vias that expose portions of the first conductive electrode, forming a memory access device within the vias of the insulating material and forming a memory element over the memory access device, wherein data stored in the memory element is accessible via the memory access device. The memory access device is formed of a doped chalcogenide material and formed using a self-aligned fabrication method.

Claims (40)

1. A cross-point memory device, comprising:

a plurality of first conductive elements, arranged substantially in parallel to each other;

a plurality of second conductive elements, arranged substantially in parallel to each other and perpendicular to the plurality of first conductive elements; and

a plurality of individual memory devices, arranged between the first and second pluralities of conductive elements, at intersections thereof, wherein each of the plurality of individual memory devices is a stack comprising:

a self-aligned doped chalcogenide access device, wherein the access device is doped with a dopant material which is one of Cu or Ag, and

a memory element.

2. The cross-point memory device of claim 1 , wherein each of the access devices acts as a diode to access a corresponding memory element.

3. The cross-point memory device of claim 2 , wherein each of the memory elements is a resistive memory element.

4. The cross-point memory device of claim 1 , wherein the memory element of each individual memory device is discrete from memory elements of the other individual memory devices and corresponds to a single one of the plurality of access devices.

5. The cross-point memory device of claim 1 , wherein the memory elements of the plurality of individual memory devices are formed as a continuous layer, and corresponds to a plurality of the access devices.

6. The cross-point memory device of claim 1 , wherein the doped chalcogenide access devices include a chalcogenide material which comprises one of the group consisting of a Cu-doped combination of Se and/or Te alloyed with one or more of Sb, In and Ge.

7. The cross-point memory device of claim 1 , wherein the doped chalcogenide access devices include a chalcogenide material which comprises one of the group consisting of a Ag-doped combination of Se and/or Te alloyed with one or more of Sb, In and Ge.

8. The cross-point memory device of claim 1 , wherein the doped chalcogenide access devices include doped SbTe.

9. The cross-point memory device of claim 1 , wherein the first conductive elements are word lines.

10. The cross-point memory device of claim 1 , wherein the second conductive elements are bit lines.

11. The cross-point memory device of claim 1 , further comprising a plurality of repeated levels of cross-point memory devices, each repeated level comprising the first conductive elements, the individual memory devices, and the second conductive elements, such that it is a three-dimensionally stacked memory device.

12. The cross-point memory device of claim 1 , wherein an insulating material fills spaces in the memory device between the first conductive elements, the individual memory devices, and the second conductive elements.

13. A cross-point memory device, comprising:

a plurality of first conductive elements, arranged substantially in parallel to each other;

a plurality of second conductive elements, arranged substantially in parallel to each other and perpendicular to the plurality of first conductive elements; and

a plurality of individual memory devices, arranged between the first and second pluralities of conductive elements, at intersections thereof, wherein each of the plurality of individual memory devices is a stack comprising:

a self-aligned Ge-infused doped chalcogenide access device, wherein the access device includes a chalcogenide material which is a combination of Se and/or Te alloyed with one or more of Sb and In, and

a memory element.

14. The cross-point memory device of claim 13 , wherein each of the access devices acts as a diode to access a corresponding memory element.

15. The cross-point memory device of claim 14 , wherein each of the memory elements is a resistive memory element.

16. The cross-point memory device of claim 13 , wherein the memory element of each individual memory device is discrete from memory elements of the other individual memory devices and corresponds to a single one of the plurality of access devices.

17. The cross-point memory device of claim 13 , wherein the memory elements of the plurality of individual memory devices are formed as a continuous layer, and corresponds to a plurality of the access devices.

18. The cross-point memory device of claim 13 , wherein the doped chalcogenide access devices include a chalcogenide material which comprises one of the group consisting of a Cu-doped combination of Se and/or Te alloyed with one or more of Sb, In and Ge.

19. The cross-point memory device of claim 13 , wherein the doped chalcogenide access devices include a chalcogenide material which comprises one of the group consisting of a Ag-doped combination of Se and/or Te alloyed with one or more of Sb, In and Ge.

20. The cross-point memory device of claim 13 , wherein the doped chalcogenide access devices include doped SbTe.

21. The cross-point memory device of claim 13 , wherein the first conductive elements are word lines.

22. The cross-point memory device of claim 13 , wherein the second conductive elements are bit lines.

23. The cross-point memory device of claim 13 , further comprising a plurality of repeated levels of cross-point memory devices, each repeated level comprising the first conductive elements, the individual memory devices, and the second conductive elements, such that it is a three-dimensionally stacked memory device.

24. The cross-point memory device of claim 13 , wherein an insulating material fills spaces in the memory device between the first conductive elements, the individual memory devices, and the second conductive elements.

25. A memory device, comprising:

a first conductive element;

a self-aligned doped chalcogenide access device formed over the first conductive element, wherein the access device is doped with a dopant material which is one of Cu or Ag; and

a resistive memory element formed over the access device.

26. The memory device of claim 25 , wherein the access device acts as a diode.

27. The memory device of claim 25 , wherein the doped chalcogenide access device comprises doped SbTe.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2016
From: MICRON TECHNOLOGY, INC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039974/0496 →