Integrated circuit comprising frequency change detection circuitry
Embodiments of an integrated circuit (IC) comprising frequency change detection circuitry are described. Some embodiments include first circuitry to generate a second clock signal based on a first clock signal, wherein the first clock signal has a first clock frequency, and wherein the second clock signal has a second clock frequency that is an integral multiple of the first clock frequency. The embodiments further include second circuitry to obtain samples by oversampling the first clock signal using the second clock signal. Additionally, the embodiments include third circuitry to detect a change in the first clock frequency based on the samples.
1. An integrated circuit (IC), comprising:
first circuitry to generate a second clock signal based on a first clock signal, wherein the first clock signal has a first clock frequency, and wherein the second clock signal has a second clock frequency that is an integral multiple of the first clock frequency;
second circuitry to obtain samples by oversampling the first clock signal using the second clock signal; and
third circuitry to detect a change in the first clock frequency based on the samples.
2. The IC of claim 1 , wherein the first circuitry includes a multiplying injection-locked oscillator.
3. The IC of claim 1 , wherein the third circuitry includes an implementation of a finite state machine (FSM), wherein state transitions in the FSM are triggered based on the samples, and wherein the change in the first clock frequency is detected when a corresponding state transition is triggered in the FSM.
4. The IC of claim 1 , further comprising fourth circuitry to generate a third clock signal based on the second clock signal, wherein the third clock signal has a third clock frequency, and wherein the ratio between the third clock frequency and the second clock frequency is equal to a frequency division ratio that is selected based on the detected change in the first clock frequency.
5. The IC of claim 4 , further comprising fifth circuitry to stall the third clock signal based on the detected change in the first clock frequency.
6. The IC of claim 1 , further comprising fourth circuitry to route the second clock signal through a path in a clock distribution system that is selected from a plurality of paths in the clock distribution system based on the detected change in the first clock frequency.
7. The IC of claim 1 , further comprising fourth circuitry to change a termination impedance based on the detected change in the first clock frequency.
8. The IC of claim 1 , wherein the IC is a memory device.
9. A method, comprising:
generating a second clock signal based on a first clock signal, wherein the first clock signal has a first clock frequency, and wherein the second clock signal has a second clock frequency that is an integral multiple of the first clock frequency;
obtaining samples by oversampling the first clock signal using the second clock signal; and
detecting a change in the first clock frequency based on the samples.
10. The method of claim 9 , further comprising generating a third clock signal based on the second clock signal, wherein the third clock signal has a third clock frequency, and wherein the ratio between the third clock frequency and the second clock frequency is equal to a frequency division ratio that is selected based on the detected change in the first clock frequency.
11. The method of claim 10 , further comprising stalling the third clock signal based on the detected change in the first clock frequency.
12. The method of claim 9 , further comprising routing the second clock signal through a clock distribution system that is selected from a plurality of clock distribution systems based on the detected change in the first clock frequency.
13. The method of claim 9 , further comprising changing a termination impedance based on the detected change in the first clock frequency.
14. An integrated circuit (IC), comprising:
one or more memory devices; and
a memory controller to orchestrate data flow to and from the one or more memory devices, wherein the memory controller includes:
first circuitry to generate a second clock signal based on a first clock signal, wherein the first clock signal has a first clock frequency, and wherein the second clock signal has a second clock frequency that is an integral multiple of the first clock frequency;
second circuitry to obtain samples by oversampling the first clock signal using the second clock signal; and
third circuitry to detect a change in the first clock frequency based on the samples.
15. The IC of claim 14 , wherein the first circuitry includes a multiplying injection-locked oscillator.
16. The IC of claim 14 , wherein the third circuitry includes an implementation of a finite state machine (FSM), wherein state transitions in the FSM are triggered based on the samples, and wherein the change in the first clock frequency is detected when a corresponding state transition is triggered in the FSM.
17. The IC of claim 14 , wherein the memory controller further comprises fourth circuitry to generate a third clock signal based on the second clock signal, wherein the third clock signal has a third clock frequency, and wherein the ratio between the third clock frequency and the second clock frequency is equal to a frequency division ratio that is selected based on the detected change in the first clock frequency.
18. The IC of claim 17 , wherein the memory controller further comprises fifth circuitry to stall the third clock signal based on the detected change in the first clock frequency.
19. The IC of claim 14 , further comprising fourth circuitry to route the second clock signal through a path in a clock distribution system that is selected from a plurality of paths in the clock distribution system based on the detected change in the first clock frequency.
20. The IC of claim 14 , further comprising fourth circuitry to change a termination impedance based on the detected change in the first clock frequency.