IP Library › Granted Patent US 8,816,890
Granted Patent B1
US 8,816,890 · App. 13/859,621 · Granted Aug 26, 2014

Integrated circuit device with programmable blocks and analog circuit control

Inventors: Jean-Paul Vanitegem (San Jose, CA); Haneef Mohammed (Beaverton, OR); Hans Klein (Pleasanton, CA); Harold M. Kutz (Edmonds, WA); Ata Khan (Saratoga, CA)
Assignee: Cypress Semiconductor Corporation
H01L25/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,816,890
App. No.
13/859,621
Filed
Apr 9, 2013
Granted
Aug 26, 2014
Kind
B1
Art Unit
2845
USPC
341/144
Abstract

An integrated circuit device can include a plurality of analog blocks, including a plurality of programmable analog blocks configurable to provide different analog functions in response to configuration data, at least one programmable analog block including a programmable analog routing coupled to a plurality of external connections to the integrated circuit device; and a plurality of programmable digital blocks, at least one programmable digital block configurable into an analog block control circuit that configures the programmable analog routing.

Claims (67)

1. An integrated circuit device, comprising:

a plurality of analog blocks, including a plurality of programmable analog blocks configurable to provide different analog functions in response to configuration data, at least one programmable analog block including a programmable analog routing coupled to a plurality of external connections to the integrated circuit device;

a plurality of programmable digital blocks, at least one programmable digital block configurable into an analog block control circuit that configures the programmable analog routing; and

at least one processor circuit coupled to at least one programmable digital block, the processor circuit formed in the same substrate as the analog blocks and programmable digital blocks, wherein the analog block control circuit is configured to control at least the programmable analog routing independently of the processor circuit.

2. The integrated circuit device of claim 1 , wherein:

the analog block control circuit is further configured to control analog circuit functions of the at least one programmable analog block.

3. The integrated circuit device of claim 1 , wherein:

the programmable analog block includes an analog circuit selected from the group of: data converters, including analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), comparators, operational amplifiers, analog reference circuits, capacitance sensing circuits, display driving circuits, charge pump circuits, analog filters, and temperature sensing circuits.

4. An integrated circuit device, comprising:

a plurality of programmable digital blocks;

a plurality of analog blocks, each comprising at least one analog circuit, the plurality of analog blocks including fixed function analog blocks and at least one analog block being a programmable analog block; and

a plurality of external connections,

wherein the programmable analog block includes a programmable switch section configurable to enable any of a plurality of signal paths to at least the external connections in response to inputs from at least one programmable digital block.

5. The integrated circuit device of claim 4 , wherein:

at least one of the analog blocks includes an analog circuit selected from the group of: data converters, including analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), comparators, operational amplifiers, analog reference circuits, capacitance sensing circuits, display driving circuits, charge pump circuits, analog filters, and temperature sensing circuits.

6. The integrated circuit device of claim 4 , wherein:

the at least one programmable analog block is further configurable to provide different analog functions in response to configuration data.

7. The integrated circuit device of claim 4 , wherein:

at least one of the digital blocks is configurable to process data from at least one analog block.

8. The integrated circuit device of claim 4 , further including:

an input/output (I/O) switch fabric coupled between the analog blocks and the external connections and configurable to provide signal paths between the external connections and the analog blocks in response to configuration information.

9. An integrated circuit device, comprising:

a plurality of programmable digital blocks;

a plurality of analog blocks, each comprising at least one analog circuit, and at least one analog block being a programmable analog block;

at least one processor section coupled to at least one programmable digital block, the processor section formed in the same substrate as the analog blocks and programmable digital blocks; and

a plurality of external connections, wherein the programmable analog block includes a programmable switch section configurable to enable any of a plurality of signal paths to at least the external connections in response to inputs from at least one programmable digital block.

10. A method, comprising:

enabling signal paths between at least one analog block and external connections of an integrated circuit device by controlling a programmable analog routing within the analog block with at least one of a plurality of programmable digital blocks; and

processing output results from at least one of the analog blocks independent of a processing element formed in the same substrate of the integrated circuit device, wherein the at least one analog block is one of a plurality of analog blocks that each includes at least one analog circuit, and the analog blocks and programmable digital blocks are formed in the same substrate of the integrated circuit device.

11. The method of claim 10 , further including:

according to first configuration data, enabling the signal paths with at least one of the programmable digital blocks, and according to second configuration data, enabling the signal paths with a sequencer circuit within the one analog block.

12. The method of claim 10 , further including:

altering operations of the one analog block in response to output data from the one analog block.

13. The method of claim 10 , further including:

altering functions of the one analog block in response to configuration data.

14. An integrated circuit device, comprising:

a plurality of analog blocks, including a plurality of programmable analog blocks configurable to provide different analog functions in response to configuration data, at least one programmable analog block including a programmable analog routing coupled to a plurality of external connections to the integrated circuit device; and

a plurality of programmable digital blocks, at least one programmable digital block configurable into an analog block control circuit that configures the programmable analog routing, wherein the analog block control circuit is configured to provide static control of the programmable analog routing.

15. The integrated circuit device of claim 14 , further including:

at least one processor circuit coupled to at least one programmable digital block, the processor element formed in the same substrate as the analog blocks and programmable digital blocks.

16. The integrated circuit device of claim 15 , wherein:

the analog block control circuit is configured to control at least the analog routing independently of the processor circuit.

17. The integrated circuit of claim 14 , wherein:

the analog block control circuit is further configured to control analog circuit functions of the at least one programmable analog block.

18. The integrated circuit device of claim 14 , wherein:

the programmable analog block includes an analog circuit selected from the group of: data converters, including analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), comparators, operational amplifiers, analog reference circuits, capacitance sensing circuits, display driving circuits, charge pump circuits, analog filters, and temperature sensing circuits.

19. An integrated circuit device, comprising:

a plurality of analog blocks, including a plurality of programmable analog blocks configurable to provide different analog functions in response to configuration data, at least one programmable analog block including a programmable analog routing coupled to a plurality of external connections to the integrated circuit device; and

a plurality of programmable digital blocks, at least one programmable digital block configurable into an analog block control circuit that configures the programmable analog routing, wherein the analog block control circuit is configured to provide dynamic control of the programmable analog routing.

20. The integrated circuit device of claim 19 , further including:

at least one processor circuit coupled to at least one programmable digital block, the processor element formed in the same substrate as the analog blocks and programmable digital blocks.

21. The integrated circuit device of claim 20 , wherein:

the analog block control circuit is configured to control at least the analog routing independently of the processor circuit.

22. The integrated circuit of claim 19 , wherein:

the analog block control circuit is further configured to control analog circuit functions of the at least one programmable analog block.

23. The integrated circuit device of claim 19 , wherein:

the programmable analog block includes an analog circuit selected from the group of: data converters, including analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), comparators, operational amplifiers, analog reference circuits, capacitance sensing circuits, display driving circuits, charge pump circuits, analog filters, and temperature sensing circuits.

24. The integrated circuit device of claim 9 , wherein:

at least one of the programmable digital block is configurable to control operations of the programmable analog block independently of the processor section.

25. The integrated circuit device of claim 9 , wherein:

at least one of the analog blocks includes an analog circuit selected from the group of: data converters, including analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), comparators, operational amplifiers, analog reference circuits, capacitance sensing circuits, display driving circuits, charge pump circuits, analog filters, and temperature sensing circuits.

26. The integrated circuit device of claim 9 , wherein:

the at least one programmable analog block is further configurable to provide different analog functions in response to configuration data.

27. The integrated circuit device of claim 9 , wherein:

at least one of the digital blocks is configurable to process data from at least one analog block.

28. The integrated circuit device of claim 9 , further including:

an input/output (I/O) switch fabric coupled between the analog blocks and the external connections and configurable to provide signal paths between the external connections and the analog blocks in response to configuration information.

Assignments (6)
MERGER Recorded Nov 14, 2025
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 073571/0456 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2013
From: VANITEGEM, JEAN-PAUL; MOHAMMED, HANEEF; KLEIN, HANS; KUTZ, HAROLD; KHAN, ATA
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 031261/0779 →
Continuity (2)
Continuation 13630876 · Sep 28, 2012
Provisional Application 61621139 · Apr 6, 2012