IP Library Granted Patent US 8,878,233
Granted Patent B2
US 8,878,233 · App. 13/880,706 · Granted Nov 4, 2014

Compound semiconductor devices and methods of fabricating the same

Inventors: Sung-Jin An (Gyeongbuk, KR); Dong-Gun Lee (Gyeongbuk, KR); Seok-Han Kim (Daegu, KR)
Assignee: LG Siltron Inc.
H01L33/02H01L21/0237H01L21/02439H01L21/02444H01L21/02458H01L21/02488H01L21/02502H01L21/0254H01L33/007H01L33/12H01L21/36H01L21/02499H01L21/02104H01L29/06B82Y40/00Y10S977/734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,878,233
App. No.
13/880,706
Granted
Nov 4, 2014
Kind
B2
Abstract

Provided are a compound semiconductor device and a manufacturing method thereof. A substrate and a graphene oxide layer are provided on the substrate. A first compound semiconductor layer is provided on the graphene oxide layer. The first compound semiconductor layer is selectively grown from the substrate exposed by the graphene oxide.

Claims (24)

1. A compound semiconductor device, comprising:

a substrate;

a first graphene oxide layer on the substrate;

a first compound semiconductor layer on the first graphene oxide layer;

a second compound semiconductor layer between the substrate and the first graphene oxide layer; and

a second graphene oxide layer between the substrate and the second compound semiconductor layer, wherein the first graphene oxide layer includes a plurality of graphene sheets, wherein a portion of the second compound semiconductor layer is exposed between the plurality of graphene oxide sheets of the first graphene oxide layer, and wherein the second graphene oxide layer covers an entire surface of the substrate.

2. The compound semiconductor device of claim 1 , wherein the first compound semiconductor layer makes a contact with a surface of the portion of the second compound semiconductor layer exposed between the plurality of graphene oxide sheets of the first graphene oxide layer.

3. The compound semiconductor device of claim 1 , further comprising:

a buffer layer between the substrate and the first compound semiconductor layer, the buffer layer including at least one of AlN, AlGaN, GaN, InGaN, InN or AlGalnN.

4. The compound semiconductor device of claim 3 , wherein a thickness of the buffer layer is about 1 nm to about 200 nm.

5. The compound semiconductor device of claim 1 , wherein the first compound semiconductor layer is a nitride semiconductor layer including at least one of AlN, AlGaN, GaN, InGaN, InN or AlGalnN.

6. The compound semiconductor device of claim 1 , wherein the substrate includes at least one of sapphire, spinel, GaAs, InP, SiC or Si.

7. The compound semiconductor device of claim 1 , wherein a longitudinal length of the first graphene oxide sheet is about 50 nm to about 100 flm, and a thickness of the first graphene oxide sheet is about 0.3 nm to about 2 flm.

8. The compound semiconductor device of claim 1 , wherein the first graphene oxide layer includes a functionalized graphene sheet.

9. A light emitting device, comprising:

a substrate;

a first graphene oxide layer on the substrate;

a first n-type compound semiconductor layer on the first graphene oxide layer;

a second compound semiconductor layer between the substrate and the first graphene oxide layer;

a second graphene oxide layer between the substrate and the second compound semiconductor layer;

an active layer on then-type compound semiconductor layer;

a graphene oxide layer provided between the substrate and the active layer, the graphene oxide layer including a plurality of graphene oxide sheets; and

a p-type compound semiconductor layer on the active layer, wherein the first graphene oxide layer includes a plurality of graphene sheets, wherein a portion of the second compound semiconductor layer is exposed between the plurality of graphene oxide sheets of the first graphene oxide layer, and wherein the second graphene oxide layer covers an entire surface of the substrate.

10. The light emitting device of claim 9 , wherein then-type compound semiconductor layer includes a first semiconductor layer and a second semiconductor layer, and the first graphene oxide layer is provided between the first semiconductor layer and the second semiconductor layer.

Assignments (2)
CORRECTIVE ASSIGNMENT TO ADD THE SECOND ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 030262 FRAME: 0980. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 22, 2015
From: AN, SUNG-JIN; LEE, DONG-GUN; KIM, SEOK-HAN
To: LG SILTRON INC.; KUMOH NATIONAL INSTITUTE OF TECHNOLOGY INDUSTRY-ACADEMIC COOPERATION FOUNDATION
Reel/Frame 036932/0012 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2013
From: AN, SUNG-JIN; LEE, DONG-GUN; KIM, SEOK-HAN
To: LG SILTRON INC.
Reel/Frame 030262/0980 →
Priority Claims (1)
KR 10-2010-0104552 · Oct 26, 2010 · national
Continuity (1)
Related Publication 20130285013A1 · Oct 31, 2013