IP Library Granted Patent US 9,252,266
Granted Patent B2
US 9,252,266 · App. 13/922,740 · Granted Feb 2, 2016

Wide band gap semiconductor device and method for producing the same

Inventor: Noriyuki Iwamuro (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L29/7827H01L29/1608H01L29/2003H01L29/401H01L29/66068H01L29/66734H01L29/7806H01L29/7811H01L29/7813H01L29/7839H01L29/0623H01L29/0653H01L29/0657H01L29/0661H01L29/0696H01L29/41766H01L29/45H01L29/452H01L29/47H01L29/475
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,252,266
App. No.
13/922,740
Granted
Feb 2, 2016
Kind
B2
Abstract

A wide band gap semiconductor device is disclosed. A first trench in a gate electrode part and second trench in a source electrode part (Schottky diode) are disposed close to each other, and the second trench is deeper than the first trench. A metal electrode is formed in the second trench to form a Schottky junction on a surface of an n-type drift layer in the bottom of the second trench. Further, a p+-type region is provided in part of the built-in Schottky diode part being in contact with the surface of the n-type drift layer, preferably in the bottom of the second trench. The result is a small wide band gap semiconductor device which is low in on-resistance and loss. Electric field concentration applied on a gate insulating film is relaxed to suppress lowering of withstand voltage and increase avalanche breakdown tolerance at turning-off time.

Claims (19)

1. A wide band gap semiconductor device comprising:

a silicon carbide semiconductor substrate;

a second conductivity type silicon carbide semiconductor layer having a high impurity concentration and disposed on one principal surface of the semiconductor substrate;

a second conductivity type silicon carbide drift layer having a low impurity concentration and disposed on the second conductivity type silicon carbide semiconductor layer;

a first conductivity type silicon carbide base layer disposed on the drift layer;

a second conductivity type silicon carbide source region selectively disposed on a principal surface of the base layer;

a first trench having a depth extending from a principal surface of the source region to reach the drift layer;

a gate insulating film lining the first trench;

a control electrode which is filled in the first trench, inside the gate insulating film, so as to be located in a position facing the source region, the base layer and the drift layer;

a second trench provided near the first trench and having a depth extending from the principal surface of the base layer to reach the drift layer so as to be deeper than the first trench;

a first main electrode which is disposed in the second trench to form a Schottky junction between the first main electrode and a surface of the drift layer located in the second trench so that the first main electrode covers the principal surface of the source region and the principal surface of the base layer in common;

third trenches each of which has a depth extending from the other principal surface of the silicon carbide semiconductor substrate to reach the second conductivity type silicon carbide semiconductor layer having the high impurity concentration; and

a second main electrode which is electrically connected to inner surfaces of the third trenches and the other principal surface of the silicon carbide semiconductor substrate.

2. A wide band gap semiconductor device according to claim 1 , further comprising a first conductivity type region being in contact with a bottom of the second trench.

3. A wide band gap semiconductor device according to claim 1 , wherein the distance between central lines of the first and second trenches is not longer than 10 μm.

4. A method of producing a wide band gap semiconductor device as defined in claim 1 , comprising the steps of:

grinding the other principal surface of the semiconductor substrate to provide the semiconductor substrate as a thin layer before forming the second main electrode;

forming the third trenches on the other principal surface of the ground semiconductor substrate; and

forming the second main electrode.

Assignments (2)
MERGER Recorded Aug 7, 2015
From: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 036275/0495 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2013
From: IWAMURO, NORIYUKI
To: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.
Reel/Frame 030653/0769 →
Priority Claims (1)
JP 2008-107405 · Apr 17, 2008 · national
Continuity (2)
Division 12426169 · Apr 17, 2009
Related Publication 20130285072A1 · Oct 31, 2013