IP Library › Granted Patent US 9,071,783
Granted Patent B2
US 9,071,783 · App. 13/927,885 · Granted Jun 30, 2015

Solid-state imaging device and manufacturing method

Inventors: Yosuke Ueno (Kanagawa, JP); Natsuko Seino (Kanagawa, JP); Kenichi Takamiya (Kanagawa, JP)
Assignee: SONY CORPORATION
H04N5/37455H01L21/822H04N5/357H04N5/378
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,071,783
App. No.
13/927,885
Granted
Jun 30, 2015
Kind
B2
Abstract

There is provided a solid-state imaging device including an imaging unit including a plurality of image sensors, and an analog to digital (AD) conversion unit including a plurality of AD converters arranged in a row direction, each AD converter performing AD conversion of an electrical signal output by the image sensor. Each of the AD converters includes a comparator having a differential pair at an input stage, the differential pair including a first transistor and a second transistor, the first and second transistors are each divided into an equal number of a plurality of division transistors, and an arrangement pattern of the plurality of division transistors constituting the comparator in a predetermined column and an arrangement pattern of the plurality of division transistors constituting the comparator in an adjacent column adjacent to the predetermined column are different from each other.

Claims (25)

1. A solid-state imaging device comprising:

an imaging unit including a plurality of image sensors; and

an analog to digital (AD) conversion unit including a plurality of AD converters arranged in a row direction, each AD converter performing AD conversion of an electrical signal output by the image sensor,

wherein each of the AD converters includes a comparator having a differential pair at an input stage, the differential pair including a first transistor and a second transistor,

wherein the first and second transistors are each divided into an equal number of a plurality of division transistors, and

wherein an arrangement pattern of the plurality of division transistors constituting the comparator in a predetermined column and an arrangement pattern of the plurality of division transistors constituting the comparator in an adjacent column adjacent to the predetermined column are different from each other.

2. The solid-state imaging device according to claim 1 ,

wherein the AD converter performs the AD conversion of the electrical signal by comparing, in the comparator, a predetermined reference signal with the electrical signal output by the image sensor.

3. The solid-state imaging device according to claim 2 ,

wherein the reference signal is a signal whose level is changed over time, and

wherein the AD converter further includes a counter that counts a time necessary for a change of the level of the reference signal until levels of the reference signal and the electrical signal output by the image sensor match.

4. The solid-state imaging device according to claim 3 ,

wherein the first and second transistors are each divided into an even number of division transistors.

5. The solid-state imaging device according to claim 4 ,

wherein the first division transistors and the second division transistors are arranged in each of the predetermined column and the adjacent column so that parasitic capacitance coupling between the first transistor in the predetermined column and each of the first transistor and the second transistor in the adjacent column is created, and parasitic capacitance coupling between the second transistor in the predetermined column and each of the first transistor and the second transistor in the adjacent column is created.

6. The solid-state imaging device according to claim 5 ,

wherein, in each of the predetermined column and the adjacent column, the first division transistors and the second division transistors are arranged so that the number of the first division transistors into which the first transistor in the predetermined column has been divided and the first division transistors in the adjacent column that face each other, the number of the second division transistors into which the second transistor in the predetermined column has been divided and the second division transistors in the adjacent column that face each other, the number of the first division transistors in the predetermined column and the second division transistors in the adjacent column that face each other, and the number of the second division transistors in the predetermined column and the first division transistors in the adjacent column that face each other are all equal.

7. The solid-state imaging device according to claim 6 ,

wherein the solid-state imaging device includes two bare chips stacked vertically,

wherein the imaging unit is included in an upper chip stacked on an upper side of the two bare chips, and

wherein the AD conversion unit is included in an lower chip stacked on a lower side of the two bare chips.

8. A method of manufacturing a solid-state imaging device including an imaging unit including a plurality of image sensors, and an analog to digital (AD) conversion unit including a plurality of AD converters arranged in a row direction, each AD converter performing AD conversion of an electrical signal output by the image sensor, the method comprising:

including, in each of the AD converters, a comparator having a differential pair at an input stage, the differential pair including a first transistor and a second transistor;

dividing the first and second transistors each into an equal number of a plurality of division transistors; and

arranging the plurality of division transistors constituting the comparator in a predetermined column and the plurality of division transistors constituting the comparator in an adjacent column adjacent to the predetermined column in different arrangement patterns.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2013
From: UENO, YOSUKE; SEINO, NATSUKO; TAKAMIYA, KENICHI
To: SONY CORPORATION
Reel/Frame 030692/0298 →
Priority Claims (1)
JP 2012-161998 · Jul 20, 2012 · national
Continuity (1)
Related Publication 20140022430A1 · Jan 23, 2014