IP Library Granted Patent US 9,150,407
Granted Patent B2
US 9,150,407 · App. 13/945,892 · Granted Oct 6, 2015

Method for fabricating MEMS device with protection rings

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,150,407
App. No.
13/945,892
Granted
Oct 6, 2015
Kind
B2
Abstract

A method for fabricating a microelectromechanical system (MEMS) device of the present invention includes the following steps: providing a substrate, comprising a circuit region and a MEMS region separated from each other; forming an interconnection structure on the substrate in the circuit region, and simultaneously forming a plurality of dielectric layers and a first electrode on the substrate in the MEMS region, wherein the first electrode comprises at least two metal layers formed in the dielectric layers and a protection ring formed in the dielectric layers and connecting two adjacent metal layers, so as to define an enclosed space between the two adjacent metal layers; forming a second electrode on the first electrode; and removing the dielectric layers outside the enclosed space in the MEMS region to form a cavity between the electrodes.

Claims (19)

1. A method for fabricating a microelectromechanical system (MEMS) device, comprising:

providing a substrate, comprising a circuit region and a MEMS region separated from each other;

forming an interconnection structure on the substrate in the circuit region, and simultaneously forming a plurality of dielectric layers and a first electrode on the substrate in the MEMS region, wherein the first electrode comprises:

at least two metal layers, formed in the dielectric layers; and

a first protection ring, formed in the dielectric layers and connecting two adjacent metal layers, so as to define an enclosed space between the two adjacent metal layers;

forming a second electrode on the first electrode; and

removing the dielectric layers outside the enclosed space in the MEMS region.

2. The method according to claim 1 , wherein the first protection ring substantially corresponds to a profile of each of the at least two metal layers.

3. The method according to claim 1 , wherein the first protection ring comprises metal.

4. The method according to claim 1 , further comprising forming a second protection ring in the enclosed space and connecting the two adjacent metal layers.

5. The method according to claim 4 , wherein the second protection ring comprises metal.

6. The method according to claim 1 , wherein after removing the dielectric layers outside the enclosed space in the MEMS region, a plurality of vent holes are formed in the first electrode.

7. The method according to claim 1 , wherein the step of forming the second electrode comprises:

forming a first insulating layer and a second insulating layer on the dielectric layers, wherein the second insulating layer is formed above the first insulating layer; and

forming a conductive layer between the first insulating layer and the second insulating layer.

8. The method according to claim 1 , further comprising forming a passivation layer on the interconnection structure and the dielectric layers before forming the second electrode.

9. The method according to claim 8 , further comprising removing the passivation layer in the MEMS region, so that a cavity is formed between the first electrode and the second electrode.

10. The method according to claim 1 , further comprising forming a metal oxide semiconductor device in the circuit region before forming the first electrode, wherein the MOS device connects with the interconnection structure.

11. The method according to claim 1 , wherein after removing the dielectric layers outside the enclosed space in the MEMS region, the dielectric layers remained in the enclosed space connect the two adjacent metal layers.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2013
From: TAN, TZUNG-HAN; LAN, BANG-CHIANG; WANG, MING-I; HUANG, CHIEN-HSIN; LIN, MENG-JIA
To: UNITED MICROELECTRONICS CORPORATION
Reel/Frame 030830/0985 →