IP Library Granted Patent US 9,337,210
Granted Patent B2
US 9,337,210 · App. 13/964,309 · Granted May 10, 2016

Vertical ferroelectric field effect transistor constructions, constructions comprising a pair of vertical ferroelectric field effect transistors, vertical strings of ferroelectric field effect transistors, and vertical strings of laterally opposing pairs of vertical ferroelectric field effect transistors

Inventors: Kamal M. Karda (Boise, ID); Chandra Mouli (Boise, ID); Gurtej S. Sandhu (Bosie, ID)
Assignee: Micron Technology, Inc.
H01L27/11597H01L21/02568H01L21/28291H01L27/1159H01L27/11585H01L29/516H01L29/6684G11C11/22H01L27/11514H01L27/11578
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,337,210
App. No.
13/964,309
Granted
May 10, 2016
Kind
B2
Abstract

A vertical ferroelectric field effect transistor construction comprises an isolating core. A transition metal dichalcogenide material encircles the isolating core and has a lateral wall thickness of 1 monolayer to 7 monolayers. A ferroelectric gate dielectric material encircles the transition metal dichalcogenide material. Conductive gate material encircles the ferroelectric gate dielectric material. The transition metal dichalcogenide material extends elevationally inward and elevationally outward of the conductive gate material. A conductive contact is directly against a lateral outer sidewall of the transition metal dichalcogenide material that is a) elevationally inward of the conductive gate material, or b) elevationally outward of the conductive gate material. Additional embodiments are disclosed.

Claims (36)

1. A vertical ferroelectric field effect transistor construction comprising:

an isolating core;

a transition metal dichalcogenide material encircling the isolating core and having a lateral wall thickness of 1 monolayer to 7 monolayers;

a ferroelectric gate dielectric material encircling the transition metal dichalcogenide material;

conductive gate material encircling the ferroelectric gate dielectric material, the transition metal dichalcogenide material extending elevationally inward and elevationally outward of the conductive gate material; and

a conductive contact directly against a lateral outer sidewall of the transition metal dichalcogenide material that is a) elevationally inward of the conductive gate material, or b) elevationally outward of the conductive gate material.

2. The construction of claim 1 wherein the isolating core, the transition metal dichalcogenide material, and the ferroelectric gate dielectric material each have a respective perimeter that is circular in horizontal cross-section.

3. The construction of claim 1 wherein the transition metal dichalcogenide material is no greater than 4 monolayers in lateral wall thickness.

4. The construction of claim 3 wherein the transition metal dichalcogenide material is no greater than 2 monolayers in lateral wall thickness.

5. The construction of claim 1 wherein the transition metal dichalcogenide material comprises at least one of MoS 2 , WS 2 , InS 2 , MoSe 2 , WSe 2 , and InSe 2 .

6. The construction of claim 1 wherein material of the conductive contact that is directly against the sidewall is elemental metal, an alloy of elemental metals, and/or a conductive metal compound.

7. The construction of claim 1 wherein material of the conductive contact that is directly against the sidewall is conductively doped semiconductive material.

8. The construction of claim 1 wherein the ferroelectric gate dielectric material has a lateral wall thickness of 1 nanometer to 30 nanometers.

9. The construction of claim 8 wherein the ferroelectric gate dielectric material has a lateral wall thickness of 2 nanometers to 10 nanometers.

10. The construction of claim 1 wherein the transition metal dichalcogenide material is no greater than 2 monolayers in lateral wall thickness, and the ferroelectric gate dielectric material has a lateral wall thickness of 2 nanometers to 10 nanometers.

11. The construction of claim 1 wherein the conductive contact is directly against the lateral outer sidewall of the transition metal dichalcogenide material that is elevationally outward of the conductive gate material.

12. The construction of claim 1 wherein the transition metal dichalcogenide material has an elevationally outermost end surface and an elevationally innermost end surface, the conductive contact not being directly against the one of said end surfaces that is most-proximate the lateral outer sidewall of the transition metal dichalcogenide material that the conductive contact is laterally directly against.

13. The construction of claim 1 wherein the transition metal dichalcogenide material has an elevationally outermost end surface and an elevationally innermost end surface, the conductive contact also being directly against the one of said end surfaces that is most-proximate the lateral outer sidewall of the transition metal dichalcogenide material that the conductive contact is laterally directly against.

14. The construction of claim 13 wherein sidewall-surface area of the transition metal dichalcogenide material that the conductive contact is directly against is greater than end wall-surface area of the transition metal dichalcogenide material that the conductive contact is directly against.

15. The construction of claim 1 wherein the conductive contact is directly against the lateral outer sidewall of the transition metal dichalcogenide material that is elevationally inward of the conductive gate material.

16. The construction of claim 1 wherein the conductive contact is directly against the lateral outer sidewall of the transition metal dichalcogenide material that is elevationally outward of the conductive gate material, and comprising another conductive contact that is directly against the lateral outer sidewall of the transition metal dichalcogenide material that is elevationally inward of the conductive gate material.

17. The construction of claim 16 wherein the transition metal dichalcogenide material has an elevationally outermost end surface and an elevationally innermost end surface, the conductive contact not being directly against the outermost end surface, the another conductive contact not being directly against the innermost end surface.

18. The construction of claim 16 wherein the transition metal dichalcogenide material has an elevationally outermost end surface and an elevationally innermost end surface, at least one of the conductive contact and the another conductive contact being directly against the elevationally outermost end surface or the elevationally innermost end surface, respectively.

19. The construction of claim 18 wherein the conductive contact is directly against the elevationally outermost end surface and the another conductive contact is directly against the elevationally innermost end surface.

20. A vertical string of vertical ferroelectric field effect transistors, comprising:

an isolating core;

a transition metal dichalcogenide material encircling the isolating core and having a lateral wall thickness of 1 monolayer to 7 monolayers;

a ferroelectric gate dielectric material encircling the transition metal dichalcogenide material;

alternating tiers of dielectric material and conductive gate material encircling the ferroelectric gate dielectric material, the transition metal dichalcogenide material and the ferroelectric material extending elevationally along the isolating core through the tiers, the transition metal dichalcogenide material extending elevationally beyond at least one of a) an elevationally outer of the conductive gate material tiers, and b) an elevationally inner of the conductive gate material tiers; and

a conductive contact directly against a lateral outer sidewall of the transition metal dichalcogenide material that is elevationally beyond a) the outer tier of the conductive gate material, or b) the inner tier of the conductive gate material.

21. The string of claim 20 comprising an array of said vertical strings of vertical ferroelectric field effect transistors.

22. The string of claim 20 wherein the vertical string is a NAND string.

23. The string of claim 20 wherein the elevationally outer tier comprises the dielectric material.

24. The string of claim 23 wherein the transition metal dichalcogenide material extends elevationally beyond the elevationally outer of the dielectric material tiers.

25. The string of claim 20 wherein the elevationally inner tier comprises the dielectric material.

26. The string of claim 25 wherein the transition metal dichalcogenide material extends elevationally beyond the elevationally inner of the dielectric material tiers.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2013
From: KARDA, KAMAL M.; MOULI, CHANDRA; SANDHU, GURTEJ S.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030988/0227 →
Continuity (1)
Related Publication 20150041873A1 · Feb 12, 2015