IP Library Granted Patent US 9,236,491
Granted Patent B2
US 9,236,491 · App. 13/967,065 · Granted Jan 12, 2016

High mobility field effect transistor with ZN containing active layer, display device, sensor, and method of manufacturing field effect transistor

Inventors: Masahiro Takata (Kanagawa, JP); Atsushi Tanaka (Kanagawa, JP)
Assignee: FUJIFILM Corporation
H01L29/7869H01L27/14658H01L29/66969H01L29/78696G02F1/1368G02F2001/13685H01L27/3262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,236,491
App. No.
13/967,065
Granted
Jan 12, 2016
Kind
B2
Abstract

A field effect transistor including: a gate insulating film; an oxide semiconductor layer that serves as an active layer and whose main structural elements are Sn, Zn and O, or Sn, Ga, Zn and O; and an oxide intermediate layer that is disposed between the gate insulating film and the oxide semiconductor layer, and whose resistivity is higher than that of the oxide semiconductor layer.

Claims (22)

1. A field effect transistor comprising:

a gate insulating film;

an oxide semiconductor layer that serves as an active layer and whose structural elements are Sn, Zn and O, or Sn, Ga, Zn and O; and

an oxide intermediate layer that is disposed between the gate insulating film and the oxide semiconductor layer and whose structural elements are In, Ga, Zn, and O, and whose resistivity is higher than that of the oxide semiconductor layer,

wherein, in a case in which an element composition ratio of the oxide semiconductor layer is Sn:Ga:Zn =a:b:c, the element composition ratio satisfies a+b=2, and 1≦a≦2, and 1≦c≦11/2,and c≧−7b/4+11/4.

2. The field effect transistor of claim 1 , wherein main structural elements of the oxide semiconductor layer are Sn, Ga, Zn and O.

3. The field effect transistor of claim 1 , wherein the oxide semiconductor layer is amorphous.

4. The field effect transistor of claim 1 , wherein a resistivity of the oxide semiconductor layer is greater than or equal to 1 Ωcm and less than or equal to 1×10 6 Ωcm.

5. The field effect transistor of claim 1 , wherein a film thickness of the oxide intermediate layer is greater than or equal to 1nm and less than or equal to 50 nm.

6. A display device comprising the field effect transistor of claim 1 .

7. A sensor comprising the field effect transistor of claim 1 .

8. A method of fabricating a field effect transistor comprising, in order:

a first step of film-forming, on a gate insulating film that is formed on a substrate, an oxide intermediate layer whose main structural elements are In, Ga, Zn and O;

a second step of film-forming, on the oxide intermediate layer, an oxide semiconductor layer whose main structural elements are Sn, Zn and O, or Sn, Ga, Zn and O, and that, in a case in which an element composition ratio of the structural elements is Sn:Ga:Zn =a:b:c, the element composition ratio satisfies a+b=2, and 1≦a≦2, and 1≦c≦11/2, and c≧−7b/4+11/4; and

a third step of carrying out a heat treatment at greater than or equal to 100° C. and less than 300° C.

9. The method of fabricating a field effect transistor of claim 8 , wherein the oxide semiconductor layer and the oxide intermediate layer are film-formed by sputtering.

10. A method of fabricating a field effect transistor comprising:

a first step of film-forming, on a substrate, an oxide semiconductor layer whose main structural elements are Sn, Zn and O, or Sn, Ga, Zn and O, and that, in a case in which an element composition ratio of the structural elements is Sn:Ga:Zn =a:b:c, the element composition ratio satisfies a+b=2, and 1≦a≦2, and 1≦c≦11/2, and c≧−7b/4+11/4;

a second step of film forming, on the oxide semiconductor layer, an oxide intermediate layer whose main structural elements are In, Ga, Zn and O;

a third step of forming a gate insulating film on the oxide intermediate layer; and

a fourth step of, after the second step or after the third step, carrying out a heat treatment at greater than or equal to 100° C. and less than 300° C.

11. The method of fabricating a field effect transistor of claim 10 , wherein the oxide semiconductor layer and the oxide intermediate layer are film-formed by sputtering.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2022
From: FUJIFILM CORPORATION
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 061486/0104 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2013
From: TAKATA, MASAHIRO; TANAKA, ATSUSHI
To: FUJIFILM CORPORATION
Reel/Frame 031016/0368 →
Priority Claims (1)
JP 2011-055559 · Mar 14, 2011 · national
Continuity (2)
Continuation PCTJP2012054006 · Feb 20, 2012
Related Publication 20130328045A1 · Dec 12, 2013