IP Library Granted Patent US 9,454,380
Granted Patent B2
US 9,454,380 · App. 13/977,593 · Granted Sep 27, 2016

Computing platform performance management with RAS services

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,454,380
App. No.
13/977,593
Granted
Sep 27, 2016
Kind
B2
Abstract

In some embodiments, a PPM interface may be provided with functionality to facilitate to an OS RAS services for one or more hardware components, regardless of a particular platform hardware configuration, as long as the platform hardware and OS are in conformance with the PPM interface.

Claims (21)

1. A computing platform, comprising:

a non-volatile memory having a firmware boot program; and

a processor to execute the firmware boot program when the processor is reset, the firmware boot program including instructions is to create Performance and Power Management (PPM) interface data structures including a Reliability Accessibility Serviceability (RAS) table structure, wherein the RAS table structure comprises a table for a RAS table format which is compatible with an Advanced Configuration and Power Interface (ACPI) implementation.

2. The computing platform of claim 1 , in which the RAS table structure comprises a table for a RAS features (RASF) platform communication channel (PCC) shared memory region.

3. The computing platform of claim 2 , in which the RAS table structure comprises a table for PCC command codes used by a RASF PCC structure.

4. The computing platform of claim 1 , in which the RAS table structure comprises a table for identifying RAS capabilities bitmap.

5. The computing platform of claim 1 , in which the RAS table structure comprises a table for indicating parameter block structure for a PATROL SCRUB task.

6. The computing platform of claim 1 , in which the RAS table structure comprises a table for indicating a parameter block structure for one or more commands to indicate, to an Operating System (OS), reliability information for memory.

7. The computing platform of claim 6 , in which the reliability information pertains to available reliable flash memory write cycles.

8. The computing platform of claim 1 , in which the boot program comprises an Extensible Firmware Interface (EFI) program.

9. A computing platform, comprising:

a first memory storage device having instructions for an operating system (OS) including OS Performance and Power Management (PPM) components for a PPM interface; and

a second memory storage device, coupled to the first memory storage device via at least one integrated circuit, the second memory storage device having instructions for a firmware boot program including firmware PPM components for a PPM interface, the OS and firmware PPM instructions, when executed, are to establish a PPM interface between the OS and platform hardware, wherein the PPM interface includes a Reliability Accessibility Serviceability (RAS) data structure, to provide to the OS, RAS services.

10. The computing platform of claim 9 , in which the OS is to identify available RAS services from the RAS data structure.

11. The computing platform of claim 10 , in which the OS is to issue a command through a platform communications channel to receive an RAS service.

12. The computing platform of claim 9 , in which the RAS data structure is to be updated at least by a firmware routine initiated from a system interrupt.

13. The computing platform of claim 12 , comprising at least one RAS provider to provide data to update the RAS data structure.

14. The computing platform of claim 12 , in which the firmware routine is to be called by an interrupt routine.

15. The computing platform of claim 9 , in which updatable parts of the RAS structure are to exist in memory that is reserved by the firmware boot program.

16. An apparatus, comprising:

a computer platform having firmware including ACPI components to build a RAS features (RASF) table structure, wherein the RASF table structure comprises a platform RAS capabilities bitmap structure; and wherein the RASF table structure comprises a parameter block structure for memory scrub services.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →