IP Library › Granted Patent US 9,423,447
Granted Patent B2
US 9,423,447 · App. 14/007,344 · Granted Aug 23, 2016

Measurement apparatus and method

Inventor: Adrian Kiermasz (Bristol, GB)
Assignee: METRYX LIMITED
G01R31/2601G01N5/02G01N15/0893H01L22/12C30B7/00G01N1/00G01N2201/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,423,447
App. No.
14/007,344
Granted
Aug 23, 2016
Kind
B2
Abstract

A method and apparatus for extracting the contents ( 39 ) of voids ( 13 ) and/or pores present in a semiconductor device to obtain information indicative of the nature of the voids and/or pores, e.g. to assist with metrology measurements. The method includes heating the semiconductor wafer to expel the contents of the voids and/or pores, collecting the expelled material ( 41 ) in a collector, and measuring a consequential change in mass of the semiconductor wafer ( 29 ) and/or the collector ( 37 ), to extract information indicative of the nature of the voids. This information may include information relating to the distribution of the voids and/or pores, and/or the sizes of the voids and/or pores, and/or the chemical contents of the voids and/or pores. The collector may include a condenser having a temperature-controlled surface (e.g. in thermal communication with a refrigeration unit) for condensing the expelled material.

Claims (8)

1. A semiconductor wafer metrology apparatus comprising:

a heating portion for heating a semiconductor wafer to expel material contained in voids formed in or beneath a layer deposited on the semiconductor wafer;

a collector for collecting the expelled material, the collector being partitioned into a plurality of separate collecting portions; and

a mass measurement unit for measuring the consequential change in mass of the semiconductor wafer and/or the collector.

2. Apparatus according to claim 1 , wherein the heating portion comprises a heat source in thermal contact with a surface of the semiconductor wafer opposite to a surface on which the layer is deposited.

3. Apparatus according to claim 1 , wherein the collector is a condenser having a temperature-controlled surface for condensing the expelled material.

4. Apparatus according to claim 3 comprising a refrigeration unit in thermal communication with the condenser to control the temperature of the surface for condensing the expelled material.

5. Apparatus according to claim 1 , wherein the surface of the collector facing the semiconductor wafer is partitioned into a uniform grid pattern of collecting portions by raised ribs on the surface.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2013
From: KIERMASZ, ADRIAN
To: METRYX LIMITED
Reel/Frame 031302/0050 →
Priority Claims (1)
GB 1105953.2 · Apr 7, 2011 · national
Continuity (1)
Related Publication 20140015557A1 · Jan 16, 2014