IP Library Granted Patent US 9,117,546
Granted Patent B2
US 9,117,546 · App. 14/032,159 · Granted Aug 25, 2015

Method for auto-refreshing memory cells in semiconductor memory device and semiconductor memory device using the method

Inventor: Ming-Chien Huang (New Taipei, TW)
Assignee: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.
G11C11/40618G11C8/12G11C11/4087G11C11/40611
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,117,546
App. No.
14/032,159
Granted
Aug 25, 2015
Kind
B2
Abstract

An exemplary embodiment of the present disclosure illustrates a method for auto-refreshing memory cells in a semiconductor memory device with an open bit line architecture, wherein the semiconductor memory device comprises M memory banks, and each of the M memory banks has two particular sectors with a same index and L remained sectors with different indices. Two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks are selected in one cycle. Then, memory cells of the selected word lines are refreshed.

Claims (18)

1. A method for auto-refreshing memory cells in a semiconductor memory device with an open bit line architecture, wherein the semiconductor memory device comprises M memory banks, and each of the M memory banks has two particular sectors with a same index and L remained sectors with different indices, and the method comprises:

selecting two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks in one cycle; and

refreshing the memory cells of the selected word lines.

2. The method according to claim 1 , wherein M is equal to 4 and L is equal to 3.

3. The method according to claim 1 , wherein the two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks are selected each cycle.

4. The method according to claim 1 , further comprising:

selecting the word lines of the L remained sectors of the M memory banks in another cycle.

5. The method according to claim 4 , wherein according to a sector refreshing sequence, the two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks are selected, or the word lines of the L remained sectors of the M memory banks are selected.

6. The method according to claim 1 , wherein the semiconductor memory device is a dynamic random access memory.

7. A semiconductor memory device with an open bit line architecture, comprising:

M memory banks, each of the M memory banks has two particular sectors with a same index and L remained sectors with different indices;

a memory management controller, for selecting two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks in one cycle; and

a charge pump, for generating a refreshing voltage to refresh memory cells of the selected word lines.

8. The semiconductor memory device according to claim 7 , wherein M is equal to 4 and L is equal to 3.

9. The semiconductor memory device according to claim 7 , wherein the memory management controller selects two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks each cycle.

10. The semiconductor memory device according to claim 7 , wherein the memory management controller selects the word lines of the L remained sectors of the M memory banks in another cycle.

11. The semiconductor memory device according to claim 10 , wherein according to a sector refreshing sequence, the two word lines of the two particular sectors with the same index in the memory bank and (M−1) word lines of the L remained sectors respectively in the other (M−1) memory banks are selected, or the word lines of the L remained sectors of the M memory banks are selected by the memory management controller.

12. The semiconductor memory device according to claim 7 , wherein the semiconductor memory device is a dynamic random access memory.

Assignments (2)
CHANGE OF NAME Recorded Jun 25, 2025
From: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.
To: ELITE SEMICONDUCTOR MICROELECTRONICS TECHNOLOGY INC.
Reel/Frame 071703/0241 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2013
From: HUANG, MING-CHIEN
To: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.
Reel/Frame 031244/0732 →
Continuity (1)
Related Publication 20150078112A1 · Mar 19, 2015