IP Library Granted Patent US 9,317,421
Granted Patent B2
US 9,317,421 · App. 14/039,129 · Granted Apr 19, 2016

Memory management

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,317,421
App. No.
14/039,129
Granted
Apr 19, 2016
Kind
B2
Abstract

Apparatus, systems, and methods to manage memory operations are described. In one embodiment, an electronic device comprises a processor and a memory control logic to retrieve a global sequence number from a memory device, receive a read request for data stored in a logical block address in the memory device, retrieve a media sequence number from the logical block address in the memory device, and return a null response in lieu of the data stored in the logical block address when the media sequence number is older than the global sequence number. Other embodiments are also disclosed and claimed.

Claims (86)

1. A memory controller comprising logic, at least partially including hardware logic, to:

retrieve a global sequence number from a memory device;

receive a read request for data stored in a logical block address in the memory device;

retrieve a media sequence number from the logical block address in the memory device; and

return a null response in lieu of the data stored in the logical block address when the media sequence number is older than the global sequence number.

2. The memory controller of claim 1 , further comprising logic, at least partially including hardware logic, to:

return a response comprising the data stored in the logical block address in the memory device when the media sequence is not older than the global sequence number.

3. The memory controller of claim 1 , further comprising logic, at least partially including hardware logic, to:

receive a write request to write data to a logical block address in the memory device; and

store the global sequence number into metadata associated with the requested logical block address as a media sequence number.

4. The memory controller of claim 1 , further comprising logic, at least partially including hardware logic, to:

receive a zero memory request, and in response to the zero memory request:

increment the global sequence number; and

store the global sequence number in the memory device.

5. The memory controller of claim 1 , wherein:

the global sequence number comprises a global sequence series number which identifies a series to which the global sequence number belongs; and

the media sequence number comprises a media sequence series number which identifies a series to which the media sequence number belongs.

6. The memory controller of claim 5 , further comprising logic, at least partially including hardware logic, to:

return a null response in lieu of the data stored in the logical block address when:

the media sequence series number is equal to the global sequence serial number; and

the media sequence number is less than the global sequence number.

7. The memory controller of claim 5 , further comprising logic, at least partially including hardware logic, to:

return a response comprising the data stored in the logical block address in the memory device when:

the media sequence series number is equal to the global sequence serial number; and

the media sequence number is less than the global sequence number.

8. The memory controller of claim 5 , further comprising logic, at least partially including hardware logic, to:

return a null response in lieu of the data stored in the logical block address when the media sequence serial number is not equal to the global sequence serial number.

9. An electronic device comprising:

a processor; and

a memory control logic to:

retrieve a global sequence number from a memory device;

receive a read request for data stored in a logical block address in the memory device;

retrieve a media sequence number from the logical block address in the memory device; and

return a null response in lieu of the data stored in the logical block address when the media sequence number is older than the global sequence number.

10. The electronic device of claim 9 , wherein the memory controller further comprises logic to:

receive, from a device, a request for the data; and

generate, in response to the request from the device, a request for the data from the memory device.

11. The electronic device of claim 10 , wherein the memory controller further comprises logic to:

return a response comprising the data stored in the logical block address in the memory device when the media sequence is not older than the global sequence number.

12. The electronic device of claim 9 , wherein the memory controller further comprises logic to:

receive a write request to write data to a logical block address in the memory device; and

store the global sequence number into metadata associated with the requested logical block address as a media sequence number.

13. The electronic device of claim 9 , wherein the memory controller further comprises logic to:

receive a zero memory request, and in response to the zero memory request:

increment the global sequence number; and

store the global sequence number in the memory device.

14. The electronic device of claim 9 , wherein:

the global sequence number comprises a global sequence series number which identifies a series to which the global sequence number belongs; and

the media sequence number comprises a media sequence series number which identifies a series to which the media sequence number belongs.

15. The electronic device of claim 14 , wherein the memory controller further comprises logic to:

return a null response in lieu of the data stored in the logical block address when:

the media sequence serial number is equal to the global sequence serial number; and

the media sequence number is less than the global sequence number.

16. The electronic device of claim 14 , wherein the memory controller further comprises logic to:

return a response comprising the data stored in the logical block address in the memory device when:

the media sequence serial number is equal to the global sequence serial number; and

the media sequence number is less than the global sequence number.

17. The electronic device of claim 14 , wherein the memory controller further comprises logic to:

return a null response in lieu of the data stored in the logical block address when the media sequence serial number is not equal to the global sequence serial number.

18. A computer program product comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

retrieve a global sequence number from a memory device;

receive a read request for data stored in a logical block address in the memory device;

retrieve a media sequence number from the logical block address in the memory device; and

return a null response in lieu of the data stored in the logical block address when the media sequence number is older than the global sequence number.

19. The computer program product of claim 18 , further comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

return a response comprising the data stored in the logical block address in the memory device when the media sequence is not older than the global sequence number.

20. The computer program product of claim 18 , further comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

receive a write request to write data to a logical block address in the memory device; and

store the global sequence number into metadata associated with the requested logical block address as a media sequence number.

21. The computer program product of claim 18 , further comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

receive a zero memory request, and in response to the zero memory request:

increment the global sequence number; and

store the global sequence number in the memory device.

22. The computer program product of claim 18 , wherein:

the global sequence number comprises a global sequence series number which identifies a series to which the global sequence number belongs; and

the media sequence number comprises a media sequence series number which identifies a series to which the media sequence number belongs.

23. The computer program product of claim 22 , further comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

return a null response in lieu of the data stored in the logical block address when:

the media sequence serial number is equal to the global sequence serial number; and

the media sequence number is less than the global sequence number.

24. The computer program product of claim 22 , further comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

return a response comprising the data stored in the logical block address in the memory device when:

the media sequence serial number is equal to the global sequence serial number; and

the media sequence number is less than the global sequence number.

25. The computer program product of claim 22 , further comprising logic instructions stored in a non-transitory computer readable medium which, when executed by a processor, configure the processor to:

return a null response in lieu of the data stored in the logical block address when the media sequence serial number is not equal to the global sequence serial number.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2023
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP.
Reel/Frame 062702/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2013
From: ROYER, ROBERT J., JR.
To: INTEL CORPORATION
Reel/Frame 031377/0891 →