IP Library › Granted Patent US 9,065,046
Granted Patent B2
US 9,065,046 · App. 14/042,590 · Granted Jun 23, 2015

Semiconductor device and method for fabricating the same, and microprocessor, processor, system, data storage system and memory system including the semiconductor device

Inventor: Hee-Sung Kang (Icheon, KR)
Assignee: SK HYNIX INC.
H01L45/146H01L45/08H01L45/1233H01L45/165H01L27/2463
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,065,046
App. No.
14/042,590
Granted
Jun 23, 2015
Kind
B2
Abstract

A semiconductor device includes a first conductive layer; a second conductive layer; and a resistance variable element interposed between the first conductive layer and the second conductive layer and includes a doped first metal oxide layer and a second metal oxide layer. A density of oxygen vacancies of the second metal oxide layer is higher than that of the doped first metal oxide layer. The doped first metal oxide layer includes a doping material implanted thereto to suppress grains in the doped first metal oxide layer from increasing in size.

Claims (18)

1. A semiconductor device comprising:

a first conductive layer;

a second conductive layer; and

a resistance variable element interposed between the first conductive layer and the second conductive layer, and including a stacked structure of a doped first metal oxide layer and a second metal oxide layer,

wherein the doped first metal oxide layer is disposed closer to the first conductive layer than the second metal oxide layer, and the second metal oxide layer is disposed closer to the second conductive layer than the doped first metal oxide layer,

wherein a density of oxygen vacancies of the second metal oxide layer is higher than that of the doped first metal oxide layer, and

wherein the doped first metal oxide layer comprises a doping material implanted thereto to suppress grains in the doped first metal oxide layer from increasing in size.

2. The semiconductor device of claim 1 , wherein the doping material includes nitrogen.

3. The semiconductor device of claim 1 , wherein the second metal oxide layer includes a first portion adjacent to the doped first metal oxide layer and a second portion which occupies the remainder of the second metal oxide layer, and

wherein a density of oxygen vacancies of the first portion is higher than that of the second portion.

4. The semiconductor device of claim 3 , wherein the first portion of the second metal oxide layer comprises nitrogen.

5. The semiconductor device of claim 1 , wherein the doped first metal oxide layer satisfies a stoichiometric ratio, and

wherein the second metal oxide layer is deficient in oxygen relative to the doped first metal oxide layer.

6. The semiconductor device of claim 1 , wherein the first conductive layer comprises a first conductive line extending in a first direction,

wherein the second conductive layer comprises a second conductive line extending in a second direction crossing the first direction, and

wherein the resistance variable element is disposed at an intersection of the first conductive line and the second conductive line.

7. The semiconductor device of claim 5 , wherein the doped first metal oxide layer includes TiO 2 or Ta 2 O 5 .

8. The semiconductor device of claim 5 , wherein the second metal oxide layer includes TiO x (x<2) or Ta 2 O y (y<2.5).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2013
From: KANG, HEE-SUNG
To: SK HYNIX INC.
Reel/Frame 031355/0785 →
Priority Claims (1)
KR 10-2013-0056397 · May 20, 2013 · national
Continuity (1)
Related Publication 20140339488A1 · Nov 20, 2014