IP Library Granted Patent US 9,118,511
Granted Patent B1
US 9,118,511 · App. 14/049,440 · Granted Aug 25, 2015

Reflective analog finite impulse response filter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,118,511
App. No.
14/049,440
Granted
Aug 25, 2015
Kind
B1
Abstract

A distributed Analog Finite Impulse Response (AFIR) filter circuit with n physical taps provides an output equivalent to an AFIR filter circuit with 2n−1 taps by emulating n−1 taps. An impedance mismatch, with respect to the characteristic impedance of the input and output transmission lines, is imposed at the input and output terminals to take advantage of the resulting reflective signal paths, which emulate the additional taps. This implementation results in space-savings and power-savings for on-chip implementations of the circuit. Implementations disclosed herein are advantageous in telecommunication applications that rely heavily on copper/FR4 backplanes in serial data links.

Claims (31)

1. A distributed analog finite impulse response (AFIR) filter circuit comprising:

a plurality of taps including delay sections, the plurality of taps comprising n taps where n is a positive integer greater than or equal to 2;

input and output transmission lines each having terminal ends in communication with the plurality of taps the input and output transmission lines having first and second characteristic impedances, respectively; and

first and second termination impedances provided in the terminal ends of the input and output transmission lines, respectively, the first and second termination impedances being mismatched with respect to the first and second characteristic impedances respectively, to create, by way of reflection through the delay sections due to the mismatched first and second termination impedances, n−1 additional signal paths and n−1 corresponding emulated taps to produce a reflective AFIR filter with 2n−1 effective tap delays.

2. The distributed AFIR filter circuit of claim 1 , wherein the first and second termination impedances comprise first and second termination resistors.

3. The distributed AFIR circuit of claim 2 , wherein the first and second termination resistors are variable resistors.

4. The distributed AFIR circuit of claim 1 , wherein the delay sections each comprise a transmission line and a transconductance amplifier.

5. The distributed AFIR circuit of claim 1 , wherein the delay sections have a constant time delay.

6. The distributed AFIR circuit of claim 1 , wherein the input transmission line is terminated with an active input termination capable of providing a negative first termination impedance.

7. The distributed AFIR circuit of claim 1 wherein the plurality of taps comprises three physical taps and wherein:

a first physical tap is connected to the second tap by two delay sections;

a second physical tap is connected to a third physical tap by two delay sections; and

the termination impedances are connected to the third physical tap.

8. The distributed AFIR circuit of claim 1 , wherein the plurality of taps comprises two physical taps configured to provide a first output signal equivalent to a second output signal provided by three physical taps.

9. The distributed AFIR circuit of claim 1 , wherein the plurality of taps comprises two physical taps, and wherein the first and second termination impedances are in series with a first delay section, the first tap, and a second delay section.

10. The distributed AFIR circuit of claim 1 , wherein the plurality of taps comprises a single physical tap configured to provide a first output signal equivalent to a second output signal provided by three physical taps.

11. The distributed AFIR circuit of claim 10 , wherein:

the single physical tap is connected to the first and second termination impedances by two delay sections;

the input transmission line comprises an active input termination capable of providing a negative first termination impedance.

12. A distributed analog finite impulse response (AFIR) filter circuit comprising:

a plurality of taps including delay sections, the plurality of taps comprising n taps wherein n is an integer greater than or equal to 3;

input and output transmission lines each having terminal ends in communication with the plurality of taps the input and output transmission lines having first and second characteristic impedances, respectively; and

first and second termination impedances provided in the terminal ends of the input and output transmission lines, respectively, the first and second termination impedances being mismatched with respect to the first and second characteristic impedances respectively, to create, by way of reflection through the delay sections due to the mismatched first and second termination impedances, n−1 additional signal paths and n−1 corresponding emulated taps to produce a reflective AFIR filter with 2n−1 effective tap delays.

13. A method of constructing a distributed analog finite impulse response (AFIR) filter circuit comprising:

providing a plurality of taps including delay sections, the plurality of taps comprising n taps where n is a positive integer greater than or equal to 2;

providing input and output transmission lines each having terminal ends in communication with the plurality of taps the input and output transmission lines having first and second characteristic impedances, respectively;

providing first and second termination impedances in the terminal ends of the input and output transmission lines, respectively, the first and second termination impedances being mismatched with respect to the first and second characteristic impedances respectively; and

creating, by way of reflection through the delay sections due to the mismatched first and second impedances, n−1 additional signal paths and n−1 corresponding emulated taps to produce a reflective AFIR filter with 2n−1 effective tap delays.

14. The method of claim 13 further comprising:

providing a eliminating, by way of circuit reduction, the added n−1 taps to create a filter circuit of n effective taps.

15. The method of claim 14 wherein eliminating the added n−1 taps creates the filter circuit of n effective taps with n−1 independent coefficients.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
CHANGE OF NAME Recorded Jun 16, 2017
From: MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
To: MICROSEMI SOLUTIONS (U.S.), INC.
Reel/Frame 042836/0046 →
CHANGE OF NAME Recorded Mar 22, 2016
From: PMC-SIERRA US, INC.
To: MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 038213/0291 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 9, 2013
From: RANSIJN, JOHANNES G.
To: PMC-SIERRA US, INC.
Reel/Frame 031371/0368 →