IP Library Granted Patent US 9,354,256
Granted Patent B1
US 9,354,256 · App. 14/060,481 · Granted May 31, 2016

Wirelessly controled circuit tester with building layout information integration and method of use

Inventor: Mark D. Mahoney (Fountain Hills, AZ)
Assignee: Voltmarc Technology, Inc.
G01R3/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,354,256
App. No.
14/060,481
Granted
May 31, 2016
Kind
B1
Abstract

An electrical circuit tester including a resistive load and a testing station for detecting the variable load. The testing station includes at least one electrical current transducer capable of detecting the variable load in an adjacent electrical power circuit. The detection of the variable load is communicated to the testing station and a variable load detection function.

Claims (26)

1. A testing device for analyzing a plurality of circuits, comprising:

a load variation device capable of application of a known load to at least one of the plurality of circuits:

a plurality of current transformers capable of being respectively coupled to the plurality of circuits, the current transformers having transformer outputs;

a testing station having a plurality of inputs respectively coupled to the transformer outputs, the inputs coupled to at least one memory location storing at least one digital representation of current in the plurality of circuits, the testing station further including a load variation detection circuit capable of detection of the known load, and a wireless transmitter coupled to a microprocessor:

wherein, the testing station is wirelessly coupleable to a portable control and display terminal that operates the load variation detection circuit and displays a visual representation of the detection of the known load.

2. The testing device in claim 1 wherein,

the load variation detection circuit compares digital representations of currents in each of the plurality of circuits previous and subsequent to the application of the known load to detect the known load.

3. The testing device in claim 2 wherein,

the plurality of transformer outputs are coupled to the plurality of inputs with paired conductors.

4. The testing device in claim 2 wherein,

an analog to digital converter translates a signal from one of the transformer outputs into a digital representation of analog current sensed by the current transformer.

5. The testing device in claim 1 wherein,

the current transformers comprise split-core transformers.

6. The testing device in claim 5 wherein,

the digital representation is written to a memory location associated with the transformer.

7. The testing device in claim 1 wherein,

the plurality of current transformers are powered by the plurality of inputs coupled to the transformer outputs.

8. A circuit tester to analyze a power distribution network, comprising,

a load variation device capable of application of a known load to at least one of a plurality of circuits;

a plurality of current transformers capable of being respectively coupled to the plurality of circuits, the current transformers having transformer outputs;

a testing station having a plurality of inputs respectively coupled to the transformer outputs, the inputs coupled to at least one memory location storing at least one digital representation of current in the plurality of circuits, the testing station further including a load variation detection circuit capable of detection of the known load, and a wireless transmitter coupled to a microprocessor;

a portable control and display terminal wirelessly coupled to the testing station to operate the load variation detection circuit, and access memory and display an image representative of a physical building floor plan and associate in memory the visual representation of the known load with a portion of the image representative of a physical building floor plan and display a visual representation of the detection of the known load thereon.

9. The circuit tester in claim 8 further comprising,

the microprocessor operating a process to detect the known load current by comparing the at least one digital representation of current in the plurality of circuits before and after application of the known load current.

10. The circuit tester in claim 9 wherein

the process to detect the known load current includes an edge detection circuit and a counter.

Assignments (2)
CHANGE OF NAME Recorded Jun 22, 2015
From: MJMMB TECHNOLOGIES INC.
To: VOLTMARC TECHNOLOGY, INC.
Reel/Frame 036000/0984 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 18, 2015
From: MAHONEY, MARK
To: MJMMB TECHNOLOGIES INC.
Reel/Frame 035860/0950 →
Continuity (7)
Division 12752276 · Apr 1, 2010
Continuation 11670089 · Feb 1, 2007
Continuation In Part 10997009 · Nov 24, 2004
Continuation In Part 14060481
Continuation 13933031 · Jul 1, 2013
Provisional Application 60525004 · Nov 25, 2003
Provisional Application 61716948 · Oct 22, 2012