IP Library Granted Patent US 9,318,560
Granted Patent B2
US 9,318,560 · App. 14/069,139 · Granted Apr 19, 2016

Group III-V device with strain-relieving layers

Inventors: Scott Nelson (River Falls, WI); Ronald Birkhahn (Dublin, CA); Brett Hughes (Hugo, MN)
Assignee: Infineon Technologies Americas Corp.
H01L29/205H01L21/0254H01L21/02381H01L21/02458H01L21/02505H01L29/2003H01L29/66462H01L29/7787
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,318,560
App. No.
14/069,139
Granted
Apr 19, 2016
Kind
B2
Abstract

According to one exemplary embodiment, a group III-V semiconductor device includes at least one transition layer situated over a substrate. The group III-V semiconductor device further includes a first strain-relieving interlayer situated over the at least one transition layer and a second strain-relieving interlayer situated over the first strain-relieving interlayer. The group III-V semiconductor device further includes a first group III-V semiconductor body situated over the second strain-relieving interlayer. The first and second strain-relieving interlayers comprise different semiconductor materials so as to reduce a strain in the first group III-V semiconductor body. The second strain-relieving interlayer can be substantially thinner than the first strain-relieving interlayer.

Claims (25)

1. A group III-V semiconductor device comprising:

at least one buffer layer situated over a substrate;

at least one transition layer situated over said at least one buffer layer, said at least one transition layer and said at least one buffer layer comprising different semiconductor materials;

a first strain-relieving interlayer situated over said at least one transition layer and a second strain-relieving interlayer situated over said first strain-relieving interlayer;

a first group III-V semiconductor body situated over said second strain-relieving interlayer;

said first and second strain-relieving interlayers comprising different semiconductor materials so as to reduce a strain in said first group semiconductor body;

said first and second strain-relieving interlayers each having a thickness greater than or substantially equal to 0.01 micrometers, said second strain-relieving interlayer being thicker than said first strain-relieving interlayer.

2. The group III-V semiconductor device of claim 1 wherein said at least one buffer layer comprises aluminum nitride (AlN).

3. The group III-V semiconductor device of claim 1 wherein said first strain-relieving interlayer comprises gallium nitride (GaN).

4. The group III-V semiconductor device of claim 1 wherein said second strain-relieving interlayer comprises aluminum nitride (MN).

5. The group III-V semiconductor device of claim 1 wherein said at least one transition layer comprises a first transition layer of aluminum gallium nitride (AlGaN) and a second transition layer of aluminum gallium nitride (AlGaN), wherein said second transition layer has a lower aluminum composition than said first transition layer.

6. The group III-V semiconductor device of claim 1 further comprising a second group III-V semiconductor body situated over said first group III-V semiconductor body, wherein a two-dimensional electron gas (2DEG) forms at a heterojunction of said first and second group III-V semiconductor bodies.

7. A method for forming a group III-V semiconductor device over a substrate, said method comprising:

forming at least one buffer layer situated over said substrate;

forming at least one transition layer situated over said at least one buffer layer,

substrate said at least one transition layer and said at least one buffer layer comprising different semiconductor materials;

forming a first strain-relieving interlayer over said at least one transition layer and a second strain-relieving interlayer over said first strain-relieving interlayer;

forming a first group III-V semiconductor body over said second strain-relieving interlayer;

said first and second strain-relieving interlayers comprising different semiconductor materials so as to reduce a strain in said first group III-V semiconductor body;

said first and second strain-relieving interlayers each having a thickness greater than or substantially equal to 0.01 micrometers, said second strain-relieving interlayer being thicker than said first strain-relieving interlayer.

8. The method of claim 7 wherein said at least one buffer layer comprises aluminum nitride (AlN).

9. The method of claim 7 wherein said first strain-relieving interlayer comprises gallium nitride (GaN).

10. The method of claim 7 wherein said second strain-relieving interlayer comprises aluminum nitride (AlN).

11. The method of claim 7 wherein said at least one transition layer comprises a first transition layer of aluminum gallium nitride (AlGaN) and a second transition layer of aluminum gallium nitride (AlGaN), wherein said second transition layer has a lower aluminum composition than said first transition layer.

12. The method of claim 7 further comprising forming a second group III-V semiconductor body over said first group III-V semiconductor body, wherein a two-dimensional electron gas (2DEG) is formed at a heterojunction of said first and second group III-V semiconductor bodies.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Apr 13, 2016
From: INFINEON TECHNOLOGIES NORTH AMERICA CORP.; INTERNATIONAL RECTIFIER CORPORATION; INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 038463/0859 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2013
From: NELSON, SCOTT; BIRKHAHN, RONALD; HUGHES, BRETT
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 031524/0729 →
Continuity (2)
Continuation 12587964 · Oct 14, 2009
Related Publication 20140054607A1 · Feb 27, 2014