IP Library › Granted Patent US 9,721,873
Granted Patent B2
US 9,721,873 · App. 14/084,155 · Granted Aug 1, 2017

Semiconductor device and manufacturing method thereof

Inventor: Masazumi Matsuura (Kanagawa, JP)
Assignee: Renesas Electronics Corporation
H01L23/481H01L21/76801H01L21/76831H01L21/76898H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,721,873
App. No.
14/084,155
Granted
Aug 1, 2017
Kind
B2
Abstract

A semiconductor device with a through via penetrating a semiconductor substrate, in which shorting between a wiring and a semiconductor element is prevented to improve the reliability of the semiconductor device. A liner insulating film as a low-k film, which has a function to insulate the semiconductor substrate and a through-silicon via from each other and is thick enough to reduce capacitance between the semiconductor substrate and the through-silicon via, is used as an interlayer insulating film for a first wiring layer over a contact layer. This prevents a decrease in the thickness of an interlayer insulating film in the contact layer.

Claims (25)

1. A semiconductor device comprising:

a semiconductor substrate;

a semiconductor element having a gate electrode and source/drain regions formed on a main surface of the semiconductor substrate;

element isolation regions extending in the semiconductor substrate and laterally adjacent to the source/drain regions;

an etch stop layer formed over and contacting the gate electrode and source/drain regions;

an interlayer insulating film formed over the semiconductor substrate, covering the semiconductor element;

a contact plug penetrating the interlayer insulating film and the etch stop layer and being coupled to the source/drain regions of the semiconductor element without contacting the element isolation regions, the contact plug comprising a main conductor film and a barrier conductor film around the main conductor film;

a through electrode arranged in a through hole penetrating the interlayer insulating film and the semiconductor substrate;

a first insulating film formed between the semiconductor substrate and the through electrode, directly on an upper surface of the interlayer insulating film; and

a first wiring penetrating the first insulating film and being coupled to an upper surface of the contact plug,

wherein the first insulating film over the interlayer insulating film and the first wiring include a first wiring layer,

wherein a thickness of the first insulating film in the through hole in a direction perpendicular to an inner wall of the through hole is greater than a thickness of first insulating film over the interlayer insulating film, and

wherein the first insulating film has a lower relative permittivity than a silicon oxide film,

wherein the thickness of the first insulating film in the through hole in the direction perpendicular to the inner wall of the through hole is about 1 μm, and the thickness of the first insulating film over the interlayer insulating film is about 0.3 μm.

2. The semiconductor device according to claim 1 ,

wherein an upper surface of the through electrode is in contact with a second insulating film constituting a second wiring layer formed over the through electrode and coupled to a second wiring constituting the second wiring layer.

3. The semiconductor device according to claim 2 ,

wherein a plurality of the second wirings are formed immediately over the through electrode.

4. The semiconductor device according to claim 1 ,

wherein the first wiring and the contact plug are electrically coupled through a via penetrating the first insulating film.

5. The semiconductor device according to claim 1 ,

wherein the first wiring is in direct contact with the contact plug.

6. The semiconductor device according to claim 1 , wherein the first insulating film contains SiOC.

7. The semiconductor device according to claim 1 ,

wherein an upper surface of the through electrode has a same height as an upper surface of the first wiring.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2013
From: MATSUURA, MASAZUMI
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 031633/0375 →
Priority Claims (1)
JP 2012-256874 · Nov 22, 2012 · national
Continuity (1)
Related Publication 20140138848A1 · May 22, 2014