IP Library Granted Patent US 10,084,016
Granted Patent B2
US 10,084,016 · App. 14/086,460 · Granted Sep 25, 2018

Cross-point memory and methods for fabrication of same

Inventors: Ombretta Donghi (Lesmo, IT); Marcello Ravasio (Olgiate Molgora, IT); Samuele Sciarrillo (Lomagna, IT); Roberto Somaschini (Vimercate, IT)
Assignee: MICRON TECHNOLOGY, INC.
H01L27/2463H01L27/2427H01L27/2445H01L45/06H01L45/1233H01L45/144H01L45/1675
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,084,016
App. No.
14/086,460
Granted
Sep 25, 2018
Kind
B2
Abstract

A method of fabricating a memory device is disclosed. In one aspect, the method comprises patterning a first conductive line extending in a first direction. The method additionally includes forming a free-standing pillar of a memory cell stack on the first conductive line after patterning the first conductive line. Forming the free-standing pillar includes depositing a memory cell stack comprising a selector material and a storage material over the conductive line and patterning the memory cell stack to form the free-standing pillar. The method further includes patterning a second conductive line on the pillar after patterning the memory cell stack, the second conductive line extending in a second direction crossing the first direction.

Claims (23)

1. A memory device, comprising

a first conductive line extending in a first direction;

a first liner in contact with a sidewall of the first conductive line, wherein the first liner is in contact with a sidewall of another first conductive line extending parallel to the first conductive line, wherein the first liner covers a surface that extends between the first conductive line and the another first conductive line;

a first insulating material different from the first liner having a first sidewall and a second sidewall, the first sidewall and the second sidewall of the first insulating material in contact with the first liner;

a second conductive line extending in a second direction crossing the first direction;

a second liner in contact with a sidewall of the second conductive line and a sidewall of another second conductive line extending parallel to each other;

a pillar of a memory cell stack formed between and electrically connected to the first and second conductive lines, the pillar comprising:

a selector element disposed over the first conductive line,

a storage element disposed over the selector element;

a pillar liner continuously surrounding and in contact with a plurality of side surfaces of the pillar, the pillar liner in contact with the first liner and the first insulating material; and

a pillar insulating material different from the pillar liner, the pillar insulating material continuously surrounding and in contact with the pillar liner.

2. The memory device of claim 1 , wherein the pillar insulating material is in contact with a plurality of side surfaces of the pillar liner.

3. The memory device of claim 1 , wherein the selector element comprises a chalcogenide storage material.

4. The memory device of claim 1 , wherein the storage element comprises a chalcogenide selector material.

5. The memory device of claim 4 , wherein the chalcogenide selector material comprises arsenic.

6. The memory device of claim 1 , wherein the pillar further comprises a middle electrode interposed between the selector element and the storage element, wherein the middle electrode comprises carbon.

7. The memory device of claim 1 , wherein the pillar further comprises a second electrode interposed between the storage element and the second conductive line.

8. The memory device of claim 1 , further comprising at least one of a first electrode line interposed between the first conductive line and the pillar and a second electrode line interposed between the second conductive line and the pillar.

9. The memory device of claim 8 , wherein the pillar is formed on a surface comprising the first electrode line and adjacent spaces filled with an isolation dielectric, the adjacent spaces extending in the first direction.

10. The memory device of claim 9 , wherein the pillar liner contacts portions of the first electrode line and portions of the isolation dielectric.

11. The memory device of claim 1 , wherein the pillar liner is positioned between the first insulating material and the pillar insulating material.

12. The memory device of claim 1 , wherein the second conductive line is in contact with a second electrode.

13. The memory device of claim 1 , wherein the second liner covers a surface that extends between the second conductive line and the another second conductive line.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2013
From: DONGHI, OMBRETTA; RAVASIO, MARCELLO; SCIARRILLO, SAMUELE; SOMASCHINI, ROBERTO
To: MICRON TECHNOLOGY, INC.
Reel/Frame 031652/0664 →
Continuity (1)
Related Publication 20150137061A1 · May 21, 2015