IP Library Granted Patent US 9,304,152
Granted Patent B2
US 9,304,152 · App. 14/102,908 · Granted Apr 5, 2016

Current monitoring circuits and methods

Inventor: Steven Aerts (Oud-Heverlee, BE)
Assignee: NXP B.V.
G01R19/0092G05F1/573G01R15/08H03K2217/0027
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,304,152
App. No.
14/102,908
Granted
Apr 5, 2016
Kind
B2
Abstract

A current monitoring circuit is disclosed. The current monitoring circuit includes a main transistor arrangement for connection in series with a load and a set of one or more measurement branches in parallel with the main transistor arrangement. Each measurement branch comprises a series resistor and switch for controlling the connection of the branch into circuit. A gate controller is provided for controlling the switching of the main transistor arrangement and branch switches and a sense amplifier is included for measuring a current through the load based on the current flowing through the main transistor arrangement or a branch.

Claims (18)

1. A current monitoring circuit, comprising:

a main transistor arrangement for connection in series with a load;

a set of measurement branches in parallel with the main transistor arrangement, each measurement branch comprising a series resistor and switch for controlling the connection of the branch into circuit;

a gate controller for controlling the switching of the main transistor arrangement and branch switches; and

a sense amplifier for measuring a current through the load based on the current flowing through the main transistor arrangement or a branch.

2. A circuit as claimed in claim 1 , wherein the sense amplifier comprises a voltage sensing amplifier for sensing a source-drain voltage of the main transistor arrangement or a voltage across a branch resistor.

3. A circuit as claimed in claim 1 , wherein the main transistor arrangement comprises sense cells and main cells, wherein the sense cells and the main cells share drain and gate connections.

4. A circuit as claimed in claim 3 , wherein the sense amplifier comprises a first part for current sensing of a sense cell current, and a second part for voltage sensing of the voltage across a branch resistor.

5. A circuit as claimed in claim 1 , wherein the main transistor arrangement comprises at least first and second sets of sense cells and at least one set of main cells, wherein each set of sense cells shares drain and gate connections with an associated set of main cells, with a different ratio of number first and second sets of sense cells to associated main cell,

and wherein the sense amplifier is controllable to be able to measure a sense current from the first set of sense cells, or from the second set of sense cells.

6. A circuit as claimed in claim 5 , wherein a same set of main cells is associated with the first and second sets of sense cells, and they all share the same gate connection.

7. A circuit as claimed in claim 6 , wherein the first and second sets of sense cells have separate source connections from which sense currents can be monitored independently.

8. A circuit as claimed claim 5 , wherein the transistor arrangement comprises a single transistor.

9. A circuit as claimed in claim 5 , wherein the transistor arrangement comprises at least a first transistor having the first set of sense cells and a first set of main cells, and a second transistor having the second set of sense cells and a second set of main cells.

10. A circuit as claimed in claim 5 , further comprising a main controller for setting a desired circuit setting corresponding to a desired current monitoring range, and wherein the gate controller provides an overload detection signal to the main controller for use in setting the desired circuit setting.

11. A current monitoring method, comprising:

controlling the switching of a main transistor arrangement and branch switches, wherein the main transistor arrangement is connected in series with a load and a set of measurement branches are in parallel with the main transistor arrangement, each measurement branch comprising a series resistor and a switch for controlling the connection of the branch into circuit;

measuring a current through the load based on the current flowing through the main transistor arrangement or a branch.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2013
From: AERTS, STEVEN
To: NXP B.V.
Reel/Frame 031771/0232 →
Priority Claims (1)
EP 12198025 · Dec 19, 2012 · regional
Continuity (1)
Related Publication 20140167797A1 · Jun 19, 2014