IP Library Granted Patent US 9,842,905
Granted Patent B2
US 9,842,905 · App. 14/107,758 · Granted Dec 12, 2017

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,842,905
App. No.
14/107,758
Granted
Dec 12, 2017
Kind
B2
Abstract

A semiconductor device includes: a channel layer made of GaN; a barrier layer formed on the channel layer, the bather layer being made of AlGaN and having a larger band gap than the channel layer; a p-type GaN layer selectively formed on the barrier layer; a gate electrode made of ITO on the p-type GaN layer; and a source electrode and a drain electrode on regions of the barrier layer laterally outward of the gate electrode. The width of the gate electrode in the gate length direction is smaller than or equal to the width of the p-type GaN layer in the gate length direction, and the difference between the width of the gate electrode in the gate length direction and the width of the p-type GaN layer in the gate length direction is less than or equal to 0.2 μm.

Claims (16)

1. A semiconductor device comprising:

a first nitride semiconductor layer including a channel region;

a second nitride semiconductor layer formed on the first nitride semiconductor layer, the second nitride semiconductor layer having a larger band gap than the first nitride semiconductor layer;

a third nitride semiconductor layer selectively formed on the second nitride semiconductor layer, the third nitride semiconductor layer having a p-type conductivity;

a fourth nitride semiconductor layer formed on the third nitride semiconductor layer, the fourth nitride semiconductor layer having p-type conductivity and a higher carrier concentration than the third nitride semiconductor layer;

a gate electrode formed on the fourth nitride semiconductor layer, the gate electrode being made of a refractory material; and

a source electrode and a drain electrode formed on regions of the second nitride semiconductor layer laterally outward of the gate electrode, wherein

a width of the gate electrode in a gate length direction is smaller than a width of the third nitride semiconductor layer in the gate length direction, and

a difference between the width of the gate electrode in the gate length direction and the width of the third nitride semiconductor layer in the gate length direction is less than or equal to 0.2 μm,

wherein the gate electrode has a lower portion being in contact with the fourth nitride semiconductor layer, and including a first metal layer, the first metal layer being made of an alloy containing palladium,

the first metal layer has a thickness of 20 nm or less, and

the gate electrode has an upper portion includes a second metal layer made of gold or an alloy containing gold.

2. The semiconductor device of claim 1 , wherein

the second nitride semiconductor layer includes a recessed portion formed in a formation region of the third nitride semiconductor layer, and

at least a lower portion of the third nitride semiconductor layer is in the recessed portion of the second nitride semiconductor layer.

3. The semiconductor device of claim 1 , wherein the fourth nitride semiconductor layer is in ohmic contact with the gate electrode.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2025
From: INFINEON TECHNOLOGIES AUSTRIA AG
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 072853/0508 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2024
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 069503/0625 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUSLY FILED APPLICATION NUMBERS 13/384239, 13/498734, 14/116681 AND 14/301144 PREVIOUSLY RECORDED ON REEL 034194 FRAME 0143. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 24, 2020
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 056788/0362 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 034194/0143 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 4, 2014
From: KINOSHITA, YUSUKE; TAMURA, SATOSHI; ANDA, YOSHIHARU; UEDA, TETSUZO
To: PANASONIC CORPORATION
Reel/Frame 032340/0974 →