IP Library Granted Patent US 9,159,915
Granted Patent B2
US 9,159,915 · App. 14/132,286 · Granted Oct 13, 2015

Phase change memory with threshold switch select device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,915
App. No.
14/132,286
Granted
Oct 13, 2015
Kind
B2
Abstract

An ovonic threshold switch may be formed of a continuous chalcogenide layer. That layer spans multiple cells, forming a phase change memory. In other words, the ovonic threshold switch may be formed of a chalcogenide layer which extends, uninterrupted, over numerous cells of a phase change memory.

Claims (20)

1. A phase change memory comprising:

at least two spaced phase change memory elements;

a continuous layer of chalcogenide extending between said elements; and

an insulator, said phase change memory elements formed in a pore in said insulator.

2. The memory of claim 1 wherein said chalcogenide layer is part of an ovonic threshold switch.

3. The memory of claim 1 wherein said phase change memory elements include a chalcogenide material that changes phase.

4. The memory of claim 1 including a sidewall spacer in said pore.

5. The memory of claim 4 including a heater in said pore.

6. The memory of claim 5 wherein said memory element includes a chalcogenide material in contact with the continuous layer of chalcogenide.

7. The memory of claim 6 including an electrode on one side of said continuous layer of chalcogenide and said chalcogenide material of said memory element on the opposite side.

8. The memory of claim 7 including a diffusion barrier between said electrode and said continuous layer of chalcogenide.

9. The memory of claim 1 wherein said continuous layer of chalcogenide does not change phase.

10. A system comprising:

a processor;

a dynamic random access memory coupled to said processor;

a memory coupled to said processor, said memory including at least two spaced phase change memory elements, a continuous layer of chalcogenide extending between said elements, and an insulator, said phase change memory elements formed in a pore in said insulator.

11. The system of claim 10 wherein said chalcogenide layer is part of an ovonic threshold switch.

12. The system of claim 11 wherein said chalcogenide layer does not change phase.

13. The system of claim 10 including a chalcogenide material that does change phase.

14. The system of claim 13 wherein said material and said layer are in contact.

Assignments (2)
CHANGE OF NAME Recorded Jul 18, 2016
From: CARLOW INNOVATIONS, LLC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039379/0077 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2015
From: OVONYX, INC.
To: CARLOW INNOVATIONS LLC
Reel/Frame 037244/0954 →