IP Library Granted Patent US 9,159,869
Granted Patent B2
US 9,159,869 · App. 14/158,426 · Granted Oct 13, 2015

LED on silicon substrate using zinc-sulfide as buffer layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,869
App. No.
14/158,426
Granted
Oct 13, 2015
Kind
B2
Abstract

A vertical GaN-based blue LED has an n-type GaN layer that was grown over a ZnS layer that in turn was grown directly on a silicon substrate. In one example, the ZnS layer is a transitional buffer layer that is 50 nm thick, and the n-type GaN layer is at least 2000 nm thick. Growing the n-type GaN layer on the ZnS buffer layer reduces lattice defect density in the n-type layer. The ZnS buffer layer provides a good lattice constant match with the silicon substrate and provides a compound polar template for subsequent GaN growth. After the epitaxial layers of the LED are formed, a conductive carrier is wafer bonded to the structure. The silicon substrate and the ZnS buffer layer are then removed. Electrodes are added and the structure is singulated to form finished LED devices.

Claims (56)

1. A method of manufacturing a light emitting device, comprising:

forming a zinc-sulfide (ZnS) layer directly on a silicon substrate;

forming a zinc-telluride (ZnTe) layer directly on the ZnS layer;

forming a template layer on the ZnTe layer;

forming an epitaxial light emitting device structure on the template layer, wherein the epitaxial light emitting device structure includes an n-type semiconductor layer, a p-type semiconductor layer and an active layer between the n-type semiconductor layer and the p-type semiconductor layer;

forming a reflective layer on the epitaxial light emitting device structure;

forming a barrier metal layer on the reflective layer;

forming a first bond metal layer on the barrier metal layer thereby forming a first structure;

bonding a conductive carrier on the first bond metal layer of the first structure thereby forming a second structure, wherein an adhesion and the barrier metal layer are formed on a first surface of the conductive carrier, and the adhesion and the barrier metal layer are sandwiched between the conductive carrier and the first bond metal layer; and

removing layers from the first structure from a side of the silicon substrate thereby exposing a surface of the n-type semiconductor layer.

2. The method of manufacturing of claim 1 , further comprising:

after removing the layers from the first structure, roughening the surface of the n-type semiconductor layer.

3. The method of manufacturing of claim 1 , wherein the bonding of the conductive carrier involves using a eutectic bond metal layer to wafer bond a carrier wafer structure to the first structure, and wherein the conductive carrier is a part of the carrier wafer structure.

4. The method of manufacturing of claim 1 , wherein the n-type semiconductor layer has a thickness of at least two thousand nanometers.

5. The method of manufacturing of claim 1 , wherein the ZnS layer is less than one hundred nanometers thick.

6. The method of manufacturing of claim 1 , wherein a second bond metal layer is formed on the first surface of the conductive carrier, and the second bond metal layer is sandwiched between the adhesion and barrier metal layer and the first bond metal layer.

7. The method of manufacturing of claim 1 , further comprising:

forming an electrode having a grid shape in a top view on the n-type semiconductor layer.

8. The method of manufacturing of claim 1 , further comprising:

forming a metal layer on a second surface of the conductive carrier thereby forming a third structure, wherein the second surface of the conductive carrier is opposite to the first surface thereof.

9. The method of manufacturing of claim 8 , further comprising:

singulating the third structure into individual light emitting devices.

10. The method of manufacturing of claim 9 , further comprising:

mounting at least one of the individual light emitting devices on a printed circuit board via a bonding layer.

11. The method of manufacturing of claim 9 , further comprising:

mounting the individual light emitting devices and a retaining ring on a printed circuit board, wherein the individual light emitting devices are surrounded by the retaining ring on the printed circuit board.

12. The method of manufacturing of claim 11 , further comprising:

forming a phosphor surrounded by the retaining ring on the printed circuit board so that the phosphor covers the individual light emitting devices.

13. A method of manufacturing a light emitting device, comprising:

forming a zinc-sulfide (ZnS) layer directly on a silicon substrate;

forming a boron-nitride (BN) layer directly on the ZnS layer;

forming a template on the BN layer;

forming an epitaxial light emitting device structure on the template layer, wherein the epitaxial light emitting device structure includes an n-type semiconductor layer, a p-type semiconductor layer and an active layer between the n-type semiconductor layer and the p-type semiconductor layer;

forming a reflective layer on the epitaxial light emitting device structure; forming a barrier metal layer on the reflective layer;

forming a first bond metal layer on the barrier metal layer thereby forming a first structure;

bonding a conductive carrier on the first bond metal layer of the first structure thereby forming a second structure, wherein an adhesion and the barrier metal layer are formed on a first surface of the conductive carrier, and the adhesion and the barrier metal layer are sandwiched between the conductive carrier and the first bond metal layer; and

removing layers from the first structure from a side of the silicon substrate thereby exposing a surface of the n-type semiconductor layer.

14. The method of manufacturing of claim 13 , further comprising:

after removing the layers from the first structure, roughening the surface of the n-type semiconductor layer.

15. The method of manufacturing of claim 13 , wherein the bonding of the conductive carrier involves using a eutectic bond metal layer to wafer bond a carrier wafer structure to the first structure, and wherein the conductive carrier is apart of the carrier wafer structure.

16. The method of manufacturing of claim 13 , wherein the n-type semiconductor layer has a thickness of at least two thousand nanometers.

17. The method of manufacturing of claim 13 , wherein the ZnS layer is less than one hundred nanometers thick.

18. The method of manufacturing of claim 13 , further comprising: forming an aluminum-gallium-nitride (AIGaN) on the BN layer, wherein the ZnS layer, the BN layer, and the AIGaN layer form a buffer layer.

19. The method of manufacturing of claim 13 , wherein a second bond metal layer is formed on the first surface of the conductive carrier, and the second bond metal layer is sandwiched between the adhesion and barrier metal layer and the first bond metal layer.

20. The method of manufacturing of claim 13 , further comprising:

forming an electrode having a grid shape in a top view on the n-type semiconductor layer.

21. The method of manufacturing of claim 13 , further comprising:

forming a metal layer on a second surface of the conductive carrier thereby forming a third structure, wherein the second surface of the conductive carrier is opposite to the first surface thereof.

22. The method of manufacturing of claim 21 , further comprising:

singulating the third structure into individual light emitting devices.

23. The method of manufacturing of claim 22 , further comprising:

mounting at least one of the individual light emitting devices on a printed circuit board via a bonding layer.

24. The method of manufacturing of claim 22 , further comprising:

mounting the individual light emitting devices and a retaining ring on a printed circuit board, wherein the individual light emitting devices are surrounded by the retaining ring on the printed circuit board.

25. The method of manufacturing of claim 24 , further comprising:

forming a phosphor surrounded by the retaining ring on the printed circuit board so that the phosphor covers the individual light emitting devices.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2020
From: TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
To: SEOUL SEMICONDUCTOR CO., LTD.
Reel/Frame 052316/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2020
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA ELECTRONIC DEVICES AND STORAGE CORPORATION
Reel/Frame 051691/0442 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 8, 2014
From: TOSHIBA TECHNO CENTER INC.
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 033265/0062 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2014
From: BRIDGELUX, INC.
To: TOSHIBA TECHNO CENTER INC.
Reel/Frame 033215/0059 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2014
From: CHEN, ZHEN
To: BRIDGELUX, INC.
Reel/Frame 033258/0218 →