Dielectric trenches, nickel/tantalum oxide structures, and chemical mechanical polishing techniques
View Patent ↗A portion of a conductive layer ( 310, 910 ) provides a capacitor electrode ( 310.0, 910.0 ). Dielectric trenches ( 410, 414, 510 ) are formed in the conductive layer to insulate the capacitor electrode from those portions of the conductive layer which are used for conductive paths passing through the electrode but insulated from the electrode. Capacitor dielectric ( 320 ) can be formed by anodizing tantalum while a nickel layer ( 314 ) protects an underlying copper ( 310 ) from the anodizing solution. This protection allows the tantalum layer to be made thin to obtain large capacitance. Chemical mechanical polishing of a layer ( 610 ) is made faster, and hence possibly less expensive, by first patterning the layer photolithographically to form, and/or increase in height, upward protrusions of this layer.
1. A structure comprising an integrated circuit comprising
a semiconductor substrate;
a first conductive feature overlying the semiconductor substrate;
one or more second conductive features overlying the semiconductor substrate;
one or more first dielectric trenches completely laterally surrounding the second conductive features and separating the second conductive features from the first conductive feature;
wherein the first conductive feature completely laterally surrounds the first dielectric trenches;
a third conductive feature overlying the first and second conductive features and physically contacting each second conductive feature;
one or more fourth conductive features overlying and physically contacting the first conductive feature;
one or more second dielectric trenches completely laterally surrounding the fourth conductive features and separating the fourth conductive features from the third conductive feature, wherein the third conductive feature completely laterally surrounds the second dielectric trenches;
third dielectric overlying the first conductive feature and separating the first conductive feature from the third conductive feature;
wherein the third dielectric physically contacts the one or more first dielectric trenches.
2. The structure of claim 1 wherein each first dielectric trench completely laterally surrounds a respective one second conductive feature, and the first conductive feature completely laterally surrounds and physically contacts each first dielectric trench.
3. The structure of claim 1 wherein each second dielectric trench completely laterally surrounds a respective one fourth conductive feature, and the third conductive feature completely laterally surrounds and physically contacts each second dielectric trench.
4. The structure of claim 1 wherein each second feature is substantially co-planar with the first feature, and each fourth feature is substantially co-planar with the third feature.
5. The structure of claim 1 further comprising, under each second feature, a conductive member passing through a through-hole in the semiconductor substrate and physically contacting the second feature, the conductive member being insulated from the first feature.
6. The structure of claim 1 further comprising a conductive member passing through a through-hole in the semiconductor substrate and physically contacting the first feature, the conductive member being insulated from the second features.
7. The structure of claim 1 wherein the first conductive feature comprises:
a first portion comprising copper; and
a second portion overlying the first portion and comprising nickel; and
wherein the third dielectric overlies and physically contacts the second portion but not the first portion, the third dielectric comprising tantalum oxide.
8. The structure of claim 7 wherein the second portion consists essentially of nickel, and the first portion consists essentially of copper.
9. The structure of claim 1 wherein each of the first and third conductive features covers at least 80% of the whole area of the integrated circuit.
10. A structure comprising an integrated circuit comprising:
a semiconductor substrate;
a first conductive feature overlying the semiconductor substrate;
one or more second conductive features overlying the semiconductor substrate;
one or more first dielectric trenches completely laterally surrounding the second conductive features and separating the second conductive features from the first conductive feature;
wherein the first conductive feature completely laterally surrounds the first dielectric trenches;
wherein the integrated circuit further comprises:
a third conductive feature overlying the first and second conductive features and physically contacting each second conductive feature;
one or more fourth conductive features overlying and physically contacting the first conductive feature;
one or more second dielectric trenches completely laterally surrounding the fourth conductive features and separating the fourth conductive features from the third conductive feature, wherein the third conductive feature completely laterally surrounds the second dielectric trenches;
third dielectric overlying the first conductive feature and separating the first conductive feature from the third conductive feature;
wherein:
the first conductive feature comprises a first material and a barrier material separating the first material from the third dielectric; and
the first material physically contacts the one or more first dielectric trenches, without the barrier material between the first material and the one or more first dielectric trenches.
11. A structure comprising an integrated circuit comprising:
a semiconductor substrate;
a first conductive feature overlying the semiconductor substrate;
one or more second conductive features overlying the semiconductor substrate;
one or more first dielectric trenches completely laterally surrounding the second conductive features and separating the second conductive features from the first conductive feature;
wherein the first conductive feature completely laterally surrounds the first dielectric trenches;
wherein the integrated circuit further comprises:
a third conductive feature overlying the first and second conductive features and physically contacting each second conductive feature;
one or more fourth conductive features overlying and physically contacting the first conductive feature;
one or more second dielectric trenches completely laterally surrounding the fourth conductive features and separating the fourth conductive features from the third conductive feature, wherein the third conductive feature completely laterally surrounds the second dielectric trenches;
third dielectric overlying the first conductive feature and separating the first conductive feature from the third conductive feature;
wherein the one or more first dielectric trenches extend upward higher than the third dielectric and into the third conductive feature, the third conductive feature having a bottom surface which physically contacts each first dielectric trench both on top and on each side of the first dielectric trench.