IP Library Granted Patent US 9,813,223
Granted Patent B2
US 9,813,223 · App. 14/168,621 · Granted Nov 7, 2017

Non-linear modeling of a physical system using direct optimization of look-up table values

Inventor: Kameran Azadet (San Ramon, CA)
Assignee: Intel Corporation
H04L5/1461G06F9/30036G06F17/15G06F17/50G06F17/5009H04B1/0475H04B1/525H04B1/62H04J11/004H04L1/0043H04L25/03012H04L25/03343H04L25/08H04L27/367H04L27/368H04B2001/0425
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,813,223
App. No.
14/168,621
Filed
Jan 30, 2014
Granted
Nov 7, 2017
Kind
B2
Art Unit
2128
USPC
703/2
Abstract

Techniques for non-linear modeling of a physical system are provided using direct optimization of look-up table values. A non-linear system with memory is modeled by obtaining physical data for the non-linear system by applying a set of input samples x(n) to the non-linear system and measuring an output y(n) of the non-linear system; directly computing parameters Φ of a memory model for the non-linear system from the physical data, wherein the memory model comprises one or more look-up tables having linear interpolation and wherein the parameters Φ produce a substantially minimum mean square error; and providing the parameters Φ for storage as entries in the one or more look-up tables. The mean square error can be determined, for example, using one or more of a least squares algorithm, a least mean square algorithm and a recursive least squares algorithm. The look-up tables are optionally used in a processor instruction to implement digital pre-distortion.

Claims (145)

1. A method utilizing a modeling system for producing a digital pre-distortion processing device (PDPD) for a non-linear system, comprising:

receiving, at an input of the modeling system, a physical electronic signal from said non-linear system by applying a set of input samples x(n) to said non-linear system and providing an output y(n) of said non-linear system as the physical electronic signal at the input of the modeling system;

storing non-transitory information related to the physical electronic signal in a non-volatile memory of the modeling system;

directly computing, utilizing a processor of the modeling system, parameters Φ of a non-linear system memory model for said non-linear system from the information related to said physical electronic signal, wherein said memory model comprises one or more look-up tables of said PDPD having linear interpolation and wherein said parameters Φ produce a substantially minimum mean square error; and

producing said PDPD by writing, at an output of the modeling system, said parameters Φ for storage as entries in said one or more look-up tables to a memory of said PDPD to form the processor that provides digital pre-distortion in the non-linear system;

wherein:

said parameters Φ are computed using a tri-diagonal auto correlation matrix; and

said directly computing of said parameters Φ to produce a substantially minimum mean square error comprises finding a minimum of a cost function given by:

Φ=( U T U ) −1 ·U T Y;

wherein:

Φ is a vector comprised of model parameters comprising entries for the look-up tables;

T indicates a Transpose matrix;

U is of a form:

U

=

[

0

0

u

0

1

-

u

0

0

0

0

u

1

1

-

u

1

0

0

0

0

0

0

0

0

u

N

-

1

1

-

u

N

-

1

0

]

;

u m,n =Λ(X n −mδ);

Λ is a triangular basis function;

m is a row of U;

n is a column of U; and

x n is an output of said non-linear system, given y n as an input.

2. The method of claim 1 , wherein said non-linear system has a memory length of zero.

3. The method of claim 1 , wherein said memory model comprises a dynamic memory model.

4. The method of claim 1 , wherein said non-linear system processes one or more of real signals and complex signals.

5. The method of claim 1 , wherein said mean square error is determined using one or more of a least squares algorithm, a least mean square algorithm and a recursive least squares algorithm.

6. The method of claim 1 , wherein said memory model comprises one or more of a memory polynomial model and a generalized memory polynomial model, where one or more polynomials are replaced with one or more of said look-up tables having linear interpolation, wherein said entries in said one or more look-up tables are directly calculated.

7. The method of claim 1 , wherein said non-linear system comprises one or more of a power amplifier and an inverse of a power amplifier.

8. The method of claim 1 , wherein said one or more look-up tables are used in a processor instruction to implement digital pre-distortion.

9. A modeling system apparatus for producing a digital pre-distortion processing device (PDPD) for a non-linear system, comprising:

a non-volatile memory; and

at least one hardware device, coupled to the memory, operative to:

receive, at an input of the modeling system, a physical electronic signal from said non-linear system by applying a set of input samples x(n) to said non-linear system and providing an output y(n) of said non-linear system as the physical electronic signal at the input of the modeling system;

store non-transitory information related to the physical electronic signal in the memory;

directly compute parameters Φ of a non-linear system memory model for said non-linear system from the information related to said physical electronic signal, wherein said memory model comprises one or more look-up tables of said PDPD having linear interpolation and wherein said parameters Φ produce a substantially minimum mean square error; and

produce the PDPD by a write, at an output of the modeling system, of said parameters Φ for storage as entries in said one or more look-up tables to a memory of said PDPD to form the processor that provides digital pre-distortion in the non-linear system;

wherein said parameters Φ are computed using a tri-diagonal auto correlation matrix; and

said directly computing of said parameters Φ to produce a substantially minimum mean square error comprises finding a minimum of a cost function given by:

Φ=( U T U ) −1 ·U T Y;

wherein:

Φ is a vector comprised of model parameters comprising entries for the look-up tables;

T indicates a Transpose matrix;

U is of a form:

U

=

[

0

0

u

0

1

-

u

0

0

0

0

u

1

1

-

u

1

0

0

0

0

0

0

0

0

u

N

-

1

1

-

u

N

-

1

0

]

;

u m,n =Λ(X n −mδ);

Λ is a triangular basis function;

m is a row of U;

n is a column of U; and

x n is an output of said non-linear system, given y n as an input.

10. The apparatus of claim 9 , wherein said non-linear system has a memory length of zero.

11. The apparatus of claim 9 , wherein said memory model comprises a dynamic memory model.

12. The apparatus of claim 9 , wherein said non-linear system processes one or more of real signals and complex signals.

13. The apparatus of claim 9 , wherein said mean square error is determined using one or more of a least squares algorithm, a least mean square algorithm and a recursive least squares algorithm.

14. The apparatus of claim 9 , wherein said memory model comprises one or more of a memory polynomial model and a generalized memory polynomial model, where one or more polynomials are replaced with one or more of said look-up tables having linear interpolation, wherein said entries in said one or more look-up tables are directly calculated.

15. The apparatus of claim 9 , wherein said non-linear system comprises one or more of a power amplifier and an inverse of a power amplifier.

16. The apparatus of claim 9 , wherein said one or more look-up tables are used in a processor instruction to implement digital pre-distortion.

Assignments (6)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN CERTAIN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (032856/0031) Recorded Aug 13, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 036343/0807 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2015
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE, LTD.
To: INTEL CORPORATION
Reel/Frame 036098/0375 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2014
From: AZADET, KAMERAN
To: LSI CORPORATION
Reel/Frame 032096/0013 →
Continuity (2)
Provisional Application 61812858 · Apr 17, 2013
Related Publication 20140316752A1 · Oct 23, 2014