IP Library Patent Application 14181476
Patent Application
App. No. 14/181,476

SYSTEM AND METHOD FOR ABSTRACTION OF A CIRCUIT PORTION OF AN INTEGRATED CIRCUIT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/181,476
Abstract

A system, such as a computer aided design (CAD) system, is configured to abstract at least a portion of an integrated circuit (IC) design provided thereto. The system selects two signals of the IC and determines the respective sub-circuits ending at each of the signals, excluding the other sub-circuit when two sub-circuits intersect. It then identifies an intersection of the two sub-circuits and therefore establishes an abstraction therefrom. The abstraction replaces the circuit for verification purposes of the IC design. The process can repeat as may be necessary or until no two signals have sub-circuits that intersect. The process described for two signals is equally applicable to a plurality of signals for which the intersection is defined as the intersection of all the sub-circuits defined by the plurality signals. The abstraction allows for effective verification of portions of ICs as may be necessary.

Claims (40)

1 . A computerized method comprising:

identifying by a processor executing instructions stored in a memory an intersection circuitry between a first sub-circuit of a circuit driving a first signal and a second sub-circuit of the circuit driving a second signal; and

generating by the processor executing instructions stored in the memory an abstraction of at least a portion of the circuit comprising at least the intersection circuitry and all paths from the intersection circuitry to any of the first signal and the second signal.

2 . The computerized method of claim 1 , wherein the first sub-circuit and the second sub-circuit are extracted from a data path of a design of an integrated circuit.

3 . The computerized method of claim 2 , further comprising:

receiving a description of the integrated circuit from a storage;

selecting by a processor executing instructions stored in a memory from the received description the first signal in the circuit;

selecting by a processor executing instructions stored in a memory from the received description the second signal in the circuit;

extracting by a processor executing instructions stored in a memory the first sub-circuit driving the first signal; and

extracting by a processor executing instructions stored in a memory the second sub-circuit driving the second signal.

4 . The computerized method of claim 3 , further comprising:

ceasing extraction of the sub-circuits at all termination points of the sub-circuits.

5 . The computerized method of claim 4 , wherein a termination point is at least any one of: primary outputs, the first signal, and the second signal.

6 . The computerized method of claim 1 , wherein generating an abstraction further comprises at least one path from the intersection circuitry to any one of the first signal and the second signal.

7 . The computerized method of claim 1 , wherein the first signal and the second signal are coupled by at least one circuit path.

8 . The computerized method of claim 1 , wherein the first signal and the second signal are selected from a list comprising: an output of a flip-flop (FF) of the integrated circuit, a primary output of the integrated circuit, and an output of a circuit element of the integrated circuit.

9 . The computerized method of claim 8 , wherein the first signal is an output of a launch FF and the second signal is an output of a capture FF.

10 . The computerized method of claim 1 , wherein the first signal and the second signal are respective control signals of a data path of the integrated circuit.

11 . The computerized method of claim 1 , wherein each sub-circuit comprises a cone of influence (COI) of logic.

12 . The method of claim 1 , wherein the programmable system is selected from any of a computer system, a processing unit, and a computer-aided design (CAD) system.

13 . A tangible computer software product containing program instructions that when executed by a programmable system, cause the system to:

identify an intersection circuitry between a first sub-circuit of a circuit driving a first signal and a second sub-circuit of the circuit driving a second signal; and

generate an abstraction of at least a portion of the circuit comprising at least the intersection circuitry and all paths from the intersection circuitry to any of the first signal and the second signal.

14 . The tangible computer software product of claim 13 , wherein the first sub-circuit and the second sub-circuit are extracted from a data path of a design of an integrated circuit.

15 . The tangible computer software product of claim 14 , further containing instructions that when executed by the programmable system, cause the system to:

receive a description of the integrated circuit from a storage;

select from the received description the first signal in the circuit;

select from the received description the second signal in the circuit;

extract the first sub-circuit driving the first signal; and

extract the second sub-circuit driving the second signal.

16 . The tangible computer software product of claim 15 , further containing instructions that when executed by the programmable system, cause the system to:

cease extraction of the sub-circuits at all termination points of the sub-circuits.

17 . The tangible computer software product of claim 16 , wherein a termination point is at least any one of: primary outputs, the first signal, and the second signal.

18 . The tangible computer software product of claim 13 , wherein, generating an abstraction further comprises at least one path from the intersection circuitry to any one of the first signal and the second signal.

19 . The tangible computer software product of claim 13 , wherein the first signal and the second signal are coupled by at least one circuit path.

20 . The tangible computer software product of claim 13 , wherein the first signal and the second signal are selected from a list comprising: an output of a flip-flop (FF) of the integrated circuit, a primary output of the integrated circuit, and an output of a circuit element of the integrated circuit.

21 . The tangible computer software product of claim 20 , wherein the first signal is an output of a launch FF and the second signal is an output of a capture FF.

22 . The tangible computer software product of claim 13 , wherein the first signal and the second signal are respective control signals of a data path of the integrated circuit.

23 . The tangible computer software product of claim 13 , wherein each sub-circuit comprises a cone of influence (COI) of logic.

24 . The tangible computer software product claim 13 , wherein the programmable system is selected from any of a computer system, a processing unit, and a computer-aided design (CAD) system.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2015
From: ATRENTA INC.
To: SYNOPSYS, INC.
Reel/Frame 036687/0290 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2015
From: SILICON VALLEY BANK
To: ATRENTA INC.
Reel/Frame 036584/0644 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2014
From: SARWARY, MOHAMED SHAKER; MOVAHED-EZAZI, MOHAMMED H.; CHAKRABARTI, BARSNEYA; GOEL, MANISH; KUMAR, CHANDAN
To: ATRENTA, INC.
Reel/Frame 032253/0697 →