IP Library Granted Patent US 9,379,232
Granted Patent B2
US 9,379,232 · App. 14/182,521 · Granted Jun 28, 2016

Magneto-electric voltage controlled spin transistors

Inventors: Jeffry A. Kelber (Plano, TX); Christian Binek (Lincoln, NE); Peter Arnold Bowden (Crete, NE); Kirill Belashchenko (Lincoln, NE)
Assignee: QUANTUM DEVICES, LLC
H01L29/78G11C11/161G11C11/5607H01F10/002H01L29/517H01L29/66984B82Y10/00H01F10/3268H01L29/1606
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,379,232
App. No.
14/182,521
Granted
Jun 28, 2016
Kind
B2
Abstract

The invention relates to a magneto-electric spin-FET including a gate film of chromia and a thin film of a conductive channel material which may be graphene, InP, GaAs, GaSb, PbS, MoS 2 , WS 2 , MoSe 2 , WSe 2 and mixtures thereof. The chromia, or other magneto-electric, and conduction channel material are in intimate contact along an interface there between. The resulting magneto-electric device may be voltage-controlled and provide non-volatile memory.

Claims (12)

1. A magneto-electric spin field effect transistor (spin-FET) comprising:

a layer of a magneto-electric gate dielectric,

a thin film of a conductive channel material selected from the group consisting of graphene, InP, GaSb, PbS, MoS 2 , WS 2 , MoSe 2 , WSe 2 and mixtures thereof;

wherein said magneto-electric gate film and said channel material are in intimate contact along an interface there between,

a source and drain disposed in electrical contact with said thin film of channel material.

2. The spin-FET of claim 1 , wherein said film of a magneto-electric dielectric is comprised of chromia, Fe 2 TeO 6 or LuFeO 3 .

3. The spin-FET of claim 2 , wherein said layer of magneto-electric dielectric is comprised of chromia.

4. The spin-FET of claim 1 , where no refresh current is required to retain the last state written.

5. The spin-FET of claim 4 which is a transistor which is susceptible to separated read and write operations.

6. The spin-FET of claim 4 that combines memory and logic operations.

7. The spin-FET of claim 1 with multistate logic.

8. The spin-FET of claim 7 , wherein both spin and current of said spin-FET is voltage controlled.

Assignments (3)
CONFIRMATORY LICENSE Recorded Jun 24, 2014
From: UNIVERSITY OF NEBRASKA LINCOLN
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 033224/0952 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2014
From: BINEK, CHRISTIAN; DOWBEN, PETER ARNOLD; BELASHCHENKO, KIRILL
To: QUANTUM DEVICES, LLC
Reel/Frame 032298/0717 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2014
From: KELBER, JEFFRY
To: UNIVERSITY OF NORTH TEXAS
Reel/Frame 032298/0758 →
Continuity (2)
Provisional Application 61766025 · Feb 18, 2013
Related Publication 20140231888A1 · Aug 21, 2014