IP Library Granted Patent US 9,219,483
Granted Patent B1
US 9,219,483 · App. 14/198,524 · Granted Dec 22, 2015

Integrated circuit floorplans

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,219,483
App. No.
14/198,524
Granted
Dec 22, 2015
Kind
B1
Abstract

An integrated circuit is disclosed. The integrated circuit may include an interface circuit region and logic circuitry region. The interface circuit region includes interface circuits that transfers signals in and out of the integrated circuit. The logic circuitry region includes logic circuitry that is configured to implement a logic function. The logic circuitry region surrounds the interface circuit region from at least two sides, from at least three sides, or from all four sides.

Claims (30)

1. An integrated circuit, comprising:

a first substantially rectangular region that includes interface circuitry, wherein the interface circuitry transfers signals in and out of the integrated circuit; and

a second region that includes logic circuitry, wherein the logic circuitry implements a logic function, and wherein the second region surrounds the first substantially rectangular region from at least two sides.

2. The integrated circuit as defined in claim 1 , wherein the interface circuit region includes a general purpose input-output (GPIO) circuit block.

3. The integrated circuit as defined in claim 1 , wherein the interface circuit region includes transceiver circuitry.

4. The integrated circuit as defined in claim 1 , further comprising:

a third region that includes additional interface circuitry, wherein the additional interface circuitry transfers signals in and out of the integrated circuit, and wherein the second region surrounds the third region from at least two sides.

5. The integrated circuit as defined in claim 4 , wherein the first substantially rectangular region has a perpendicular orientation relative to that of the third region on the integrated circuit.

6. The integrated circuit as defined in claim 1 , wherein the second region surrounds the first substantially rectangular region from more than two sides.

7. The integrated circuit as defined in claim 1 , wherein the second region surrounds the first substantially rectangular region from more than three sides.

8. The integrated circuit as defined in claim 1 , further comprising:

routing circuitry that is formed between the first and second regions.

9. An integrated circuit having at least one corner edge, comprising:

a first interface circuit that communicates with external circuitry, wherein at least a portion of the first interface circuit is formed at the corner edge of the integrated circuit;

a second interface circuit that is formed along another edge of the integrated circuit and adjacent to the corner edge; and

logic circuitry formed along an entire edge of the first interface circuit.

10. The integrated circuit as defined in claim 9 , wherein the first interface circuit comprises a general purpose input-output (GPIO) circuit.

11. The integrated circuit as defined in claim 9 , wherein the first interface circuit comprises a transceiver circuit.

12. The integrated circuit as defined in claim 9 , wherein the logic circuitry is formed along at least two sides of the second interface circuit.

13. The integrated circuit as defined in claim 12 , wherein the logic circuitry is formed along three sides of the second interface circuit.

14. The integrated circuit as defined in claim 12 , wherein the logic circuitry completely surrounds the second interface circuit from four sides.

15. An integrated circuit, comprising:

an interface circuit that transfers signals between the integrated circuit and external circuitry; and

logic circuitry wrapped around all sides of the interface circuit.

16. The integrated circuit as defined in claim 15 , wherein the interface circuit is selected from a group of circuits consisting of: a general purpose input-output (GPIO) circuit and a high speed serial interface (HSSI) circuit.

17. The integrated circuit as defined in claim 15 , further comprising:

an additional interface circuit, wherein the logic circuitry is wrapped around at least two sides of the additional interface circuit, and wherein the interface circuit and the additional interface circuit are formed along different edges of the integrated circuit.

18. The integrated circuit as defined in claim 15 , wherein a distance between any circuit within the interface circuit and a corresponding circuit within the logic circuitry is identical.

19. The integrated circuit as defined in claim 15 , further comprising:

routing circuitry interposed between the interface circuit and the logic circuitry.

Assignments (2)
SECURITY INTEREST Recorded Sep 12, 2025
From: ALTERA CORPORATION
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 073431/0309 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2014
From: LANE, CHRISTOPHER F.; POWELL, GILES V.; TYHACH, JEFFREY
To: ALTERA CORPORATION
Reel/Frame 032359/0841 →