IP Library › Granted Patent US 9,214,477
Granted Patent B2
US 9,214,477 · App. 14/246,234 · Granted Dec 15, 2015

Display device and electronic equipment

Inventor: Takao Tanikame (Kanagawa, JP)
Assignee: Sony Corporation
H01L27/124G09G3/3225G09G3/3233H01L27/1255G09G3/3291G09G2300/0426G09G2300/0439G09G2300/08G09G2300/0819G09G2300/0852G09G2300/0861G09G2320/043G09G2320/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,214,477
App. No.
14/246,234
Granted
Dec 15, 2015
Kind
B2
Abstract

A display device includes a pixel array section, the pixel array section having pixels arranged in a matrix form, at least one of the pixels including an electro-optical element, a write transistor, a holding capacitance, a drive transistor, and a switching transistor. A write scan line is disposed for each pixel row of the pixel array section and adapted to convey a write signal to be applied to the gate electrode of the write transistor. The wiring structure of the write scan line does not intersect with the wiring pattern connected to the gate electrode of the drive transistor.

Claims (41)

1. A display device comprising:

a plurality of pixels, at least one of the plurality of pixels including

an electro-optical element,

a first transistor configured to drive the electro-optical element based on a video signal, and

a second transistor having a first current terminal connected to a control terminal of the first transistor by a first wiring; and

a scan line configured to convey a signal,

wherein

the scan line is connected to a control terminal of the second transistor via a second wiring and an interconnection wiring,

the second wiring includes a hooked-shape configuration,

the second wiring, the control terminal of the second transistor, and the scan line include a first material,

the interconnection wiring and the first wiring include a second material, which is different from the first material, and

the scan line, the interconnection wiring, and the second wiring do not cross the first wiring.

2. The display device according to claim 1 , wherein the at least one of the plurality of pixels further comprises a holding capacitor configured to hold the video signal.

3. The display device according to claim 2 , wherein the second transistor is configured to write the video signal into the holding capacitor.

4. The display device according to claim 1 , wherein the at least one of the plurality of pixels further comprises a third transistor, wherein a current terminal of the third transistor is connected to the first current terminal of the second transistor.

5. The display device according to claim 2 , wherein the holding capacitor is connected to a current terminal of the first transistor.

6. The display device according to claim 1 , wherein a second current terminal of the second transistor is connected to a signal line configured to convey the video signal.

7. The display device according to claim 1 , further comprising a light emission control scan line disposed in parallel to the scan line, the light emission control scan line being formed not to cross the first wiring.

8. The display device according to claim 6 , wherein the second wiring has a first segment disposed in parallel to the signal line and a second segment disposed substantially at a right angle with the first segment and configured to cross the signal line.

9. The display device according to claim 6 , wherein the signal line is arranged in a column direction of the plurality of pixels, and wherein the second wiring is configured to cross the signal line.

10. The display device according to claim 1 , wherein the scan line is arranged in a row direction of the plurality of pixels.

11. A display device comprising:

a plurality of pixels, at least one of the plurality of pixels including

an electro-optical element,

a first transistor configured to drive the electro-optical element based on a video signal, and

a second transistor having a first current terminal connected to a control terminal of the first transistor by a first wiring; and

a scan line configured to convey a signal,

wherein

the scan line is connected to a control terminal of the second transistor via a second wiring and an interconnection wiring,

the second wiring, the control terminal of the second transistor, and the scan line include a first material,

the interconnection wiring and the first wiring include a second material, which is different from the first material, and

the scan line, the interconnection wiring, and the second wiring do not cross the first wiring.

12. The display device according to claim 11 , wherein the at least one of the plurality of pixels further comprises a holding capacitor configured to hold the video signal.

13. The display device according to claim 12 , wherein the second transistor is configured to write the video signal into the holding capacitor.

14. The display device according to claim 11 , wherein the at least one of the plurality of pixels further comprises a third transistor in a pixel, wherein a current terminal of the third transistor is connected to the first current terminal of the second transistor.

15. The display device according to claim 12 , wherein the holding capacitor is connected to a current terminal of the first transistor.

16. The display device according to claim 11 , wherein a second current terminal of the second transistor is connected to a signal line configured to convey the video signal.

17. The display device according to claim 11 , further comprising a light emission control scan line disposed in parallel to the scan line, the light emission control scan line being formed not to cross the first wiring.

18. The display device according to claim 16 , wherein the second wiring has a first segment disposed in parallel to the signal line and a second segment disposed substantially at a right angle with the first segment and configured to cross the signal line.

19. The display device according to claim 16 , wherein the signal line is arranged in a column direction of the plurality of pixels, and wherein the second wiring is configured to cross the signal line.

20. The display device according to claim 11 , wherein the scan line is arranged in a row direction of the plurality of pixels.

Priority Claims (1)
JP 2007-211624 · Aug 15, 2007 · national
Continuity (3)
Continuation 13548473 · Jul 13, 2012
Continuation 12219401 · Jul 22, 2008
Related Publication 20140218273A1 · Aug 7, 2014