IP Library Granted Patent US 9,735,241
Granted Patent B2
US 9,735,241 · App. 14/267,726 · Granted Aug 15, 2017

Semiconductor device with a field plate double trench having a thick bottom dielectric

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,735,241
App. No.
14/267,726
Granted
Aug 15, 2017
Kind
B2
Abstract

Disclosed is a power device, such as power MOSFET, and method for fabricating same. The device includes an upper trench situated over a lower trench, where the upper trench is wider than the lower trench. The device further includes a trench dielectric inside the lower trench and on sidewalls of the upper trench. The device also includes an electrode situated within the trench dielectric. The trench dielectric of the device has a bottom thickness that is greater than a sidewall thickness.

Claims (13)

1. A power semiconductor device, comprising:

a gate trench formed in a semiconductor substrate, said gate trench including a gate electrode; and

a field plate trench structure formed in said semiconductor substrate separate from said gate trench, said field plate trench structure comprising:

an upper trench situated over a lower trench, said upper trench being wider than said lower trench;

a trench dielectric situated inside said lower trench and on sidewalls of said upper trench;

a field plate electrode situated within said trench dielectric;

wherein a bottom thickness of said trench dielectric is greater than a sidewall thickness of said trench dielectric on said sidewalls of said upper trench;

wherein a width of said lower trench is greater than one half a width of said upper trench;

wherein said trench dielectric fills completely said lower trench; and

wherein said upper trench of said field plate trench structure extends deeper into said semiconductor substrate than said gate trench.

2. The power semiconductor device of claim 1 , wherein said bottom thickness is at least 120% greater than said sidewall thickness.

3. The power semiconductor device of claim 1 , wherein said sidewall thickness tapers from a top to a bottom of said sidewalls.

4. The power semiconductor device of claim 1 , wherein said trench dielectric comprises TEOS.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Apr 13, 2016
From: INFINEON TECHNOLOGIES NORTH AMERICA CORP.; INTERNATIONAL RECTIFIER CORPORATION; INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 038463/0859 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2014
From: HENSON, TIMOTHY D.; KELKAR, KAPIL; RADIC, LJUBO
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 032804/0813 →