IP Library Granted Patent US 9,369,091
Granted Patent B2
US 9,369,091 · App. 14/275,077 · Granted Jun 14, 2016

Dual feedback low noise amplifier

Inventors: Tzyy-Sheng Horng (Kaohsiung, TW); Rong-Fu Ye (Kaohsiung, TW); Jian-Ming Wu (Kaohsiung, TW)
Assignee: NATIONAL SUN YAT-SEN UNIVERSITY
H03F1/26H03F1/565H03F3/193H03F3/45179H03F2200/117H03F2200/129H03F2200/222H03F2200/267H03F2200/294H03F2200/372H03F2203/45394H03F2203/45544H03F2203/45562H03F2203/45621H03F2203/45638H03F2203/45702H03F2203/45731
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,369,091
App. No.
14/275,077
Granted
Jun 14, 2016
Kind
B2
Abstract

A dual feedback low noise amplifier includes a negative-feedback capacitive mutual-coupled common-gate amplifier of parallel-input parallel-output (PIPO) composed of a first transistor, a second transistor, a first coupling capacitor and a second coupling capacitor and a positive-feedback common-gate amplifier of parallel-input parallel-output (PIPO) composed of the first transistor, the second transistor, a first transformer and a second transformer. By means of dual feedback, the transconductance gain of the dual feedback low noise amplifier is increased, and the noise figure of the dual feedback low noise amplifier is decreased.

Claims (25)

1. A dual feedback low noise amplifier includes:

a first transistor having a first terminal, a second terminal and a third terminal;

a second transistor having a fourth terminal, a fifth terminal and a sixth terminal;

a first coupling capacitor, wherein one end of the first coupling capacitor connects to the second terminal of the first transistor, and the other end of the first coupling capacitor connects to the fourth terminal of the second transistor;

a second coupling capacitor, wherein one end of the second coupling capacitor connects to the first terminal of the first transistor, and the other end of the second coupling capacitor connects to the fifth terminal of the second transistor;

a first transformer having a first secondary inductor and a first primary inductor, wherein one end of the first secondary inductor connects to a ground terminal, the other end of the first secondary inductor connects to the second terminal of the first transistor, one end of the first primary inductor connects to a voltage terminal, and the other end of the first primary inductor connects to the third terminal of the first transistor;

a second transformer having a second secondary primary inductor and a second primary inductor, wherein one end of the second secondary inductor connects to the ground terminal, the other end of the second secondary inductor connects to the fifth terminal of the second transistor, one end of the second primary inductor connects to the voltage terminal, and the other end of the second primary inductor connects to the sixth terminal of the second transistor, and,

a first peaking inductor and a second peaking inductor, the first peaking inductor connects to the third terminal of the first transistor, the second peaking inductor connects to the sixth terminal of the second transistor, wherein a parallel/series peaking network is composed of the first peaking inductor and the first primary inductor, and the other parallel/series peaking network is composed of the second peaking inductor and the second primary inductor.

2. The dual feedback low noise amplifier in accordance with claim 1 further includes a first bias resistor and a second bias resistor, wherein one end of the first bias resistor receives a first bias voltage, the other end of the first bias resistor connects to the first terminal of the first transistor, one end of the second bias resistor receives a second bias voltage, the other end of the second bias resistor connects to the fourth terminal of the second transistor.

3. The dual feedback low noise amplifier in accordance with claim 1 , wherein the first transformer comprises a first electro-magnetic coupling coefficient and a first turns ratio, and the product between the first electro-magnetic coupling coefficient and the first turns ratio is smaller than 1.

4. The dual feedback low noise amplifier in accordance with claim 1 , wherein the second transformer comprises a second electro-magnetic coupling coefficient and a second turns ratio, and the product between the second electro-magnetic coupling coefficient and the second turns ratio is smaller than 1.

5. The dual feedback low noise amplifier in accordance with claim 3 , wherein the second transformer comprises a second electro-magnetic coupling coefficient and a second turns ratio, and the product between the second electro-magnetic coupling coefficient and the second turns ratio is smaller than 1.

6. The dual feedback low noise amplifier in accordance with claim 1 , wherein the first transistor is MOSFET, the first terminal of the first transistor is gate electrode, the second terminal of the first transistor is source electrode, and the third terminal of the first transistor is drain electrode.

7. The dual feedback low noise amplifier in accordance with claim 1 , wherein the second transistor is MOSFET, the fourth terminal of the second transistor is gate electrode, the fifth terminal of the second transistor is source electrode, and the sixth terminal of the second transistor is drain electrode.

8. The dual feedback low noise amplifier in accordance with claim 6 , wherein the second transistor is MOSFET, the fourth terminal of the second transistor is gate electrode, the fifth terminal of the second transistor is source electrode, and the sixth terminal of the second transistor is drain electrode.

9. The dual feedback low noise amplifier in accordance with claim 1 , wherein an input signal is received by the dual feedback low noise amplifier via the second terminal of the first transistor and the fifth terminal of the second transistor.

10. The dual feedback low noise amplifier in accordance with claim 1 , wherein the dual feedback low noise amplifier outputs an output signal via the first peaking inductor and the second peaking inductor.

11. A dual feedback low noise amplifier includes:

a first transistor having a first terminal, a second terminal and a third terminal;

a second transistor having a fourth terminal, a fifth terminal and a sixth terminal;

a first coupling capacitor, wherein one end of the first coupling capacitor is connected to the second terminal of the first transistor, and the other end of the first coupling capacitor is connected to the fourth terminal of the second transistor;

a second coupling capacitor, wherein one end of the second coupling capacitor is connected to the first terminal of the first transistor, and the other end of the second coupling capacitor is connected to the fifth terminal of the second transistor;

a first transformer having a first secondary inductor and a first primary inductor, wherein one end of the first secondary inductor is connected to a ground terminal, the other end of the first secondary inductor is connected to the second terminal of the first transistor, one end of the first primary inductor is connected to a voltage terminal, and the other end of the first primary inductor is connected to the third terminal of the first transistor;

a second transformer having a second secondary primary inductor and a second primary inductor, wherein one end of the second secondary inductor is connected to the ground terminal, the other end of the second secondary inductor connected to the fifth terminal of the second transistor, one end of the second primary inductor is connected to the voltage terminal, and the other end of the second primary inductor is connected to the sixth terminal of the second transistor, wherein the amplifier further includes a first resistor and a second resistor, wherein the first primary inductor is connected to the voltage terminal via the first resistor, the second primary inductor is connected to the voltage terminal via the second resistor; and

a first peaking inductor and a second peaking inductor, the first peaking inductor connects to the third terminal of the first transistor, the second peaking inductor connects to the sixth terminal of the second transistor, wherein a parallel/series peaking network is composed of the first peaking inductor and the first primary inductor, and the other parallel/series peaking network is composed of the second peaking inductor and the second primary inductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2014
From: HORNG, TZYY-SHENG; YE, RONG-FU; WU, JIAN-MING
To: NATIONAL SUN YAT-SEN UNIVERSITY
Reel/Frame 032869/0761 →
Priority Claims (1)
TW 103103307 A · Jan 28, 2014 · national
Continuity (1)
Related Publication 20150214900A1 · Jul 30, 2015