IP Library Granted Patent US 9,490,146
Granted Patent B2
US 9,490,146 · App. 14/293,364 · Granted Nov 8, 2016

Semiconductor device with encapsulated lead frame contact area and related methods

Inventor: Jefferson Talledo (Laguna, PH)
Assignee: STMICROELECTRONICS, INC.
H01L21/4825H01L23/4952H01L23/49517H01L23/49537H01L23/49541H01L23/3107H01L24/32H01L24/48H01L24/83H01L24/85H01L2224/32245H01L2224/48091H01L2224/48245H01L2224/73265H01L2224/8385H01L2224/83424H01L2224/83447H01L2224/85424H01L2224/85447H01L2224/92247H01L2924/00014H01L2924/01013H01L2924/01029H01L2924/14H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,490,146
App. No.
14/293,364
Granted
Nov 8, 2016
Kind
B2
Abstract

A semiconductor device may include an IC, and lead frame contact areas adjacent the IC. Each lead frame contact area may have a lead opening. The semiconductor device may include bond wires, each bond wire coupling a respective lead frame contact area with the IC. The semiconductor device may include encapsulation material surrounding the IC, the lead frame contact areas, and the bond wires, and leads. Each lead may extend through a respective lead opening and outwardly from the encapsulation material.

Claims (45)

1. A semiconductor device comprising:

at least one integrated circuit (IC);

a plurality of lead frame contact pads adjacent said at least one IC, each lead frame contact pad having a lead opening therein;

a plurality of bond wires, each bond wire coupling a respective lead frame contact pad with said at least one IC;

encapsulation material surrounding said at least one IC, said plurality of lead frame contact pads, and said plurality of bond wires, said encapsulation material extending over the lead openings of said plurality of lead frame contact pads; and

a plurality of curved leads, each curved lead extending through a respective lead opening and outwardly from said encapsulation material, each curved lead extending laterally outward toward a sidewall of said encapsulation material and defining a gap with said encapsulation material.

2. The semiconductor device of claim 1 further comprising a plurality of solder joints, each solder joint attaching a respective curved lead within a corresponding lead opening.

3. The semiconductor device of claim 2 wherein each of said lead openings comprises a lead through-opening extending through a corresponding lead frame contact pad; and wherein each of said plurality of solder joints fills a corresponding lead through-opening.

4. The semiconductor device of claim 2 wherein each of said plurality of solder joints is laterally spaced outwardly from a respective bond wire.

5. The semiconductor device of claim 2 wherein each of said plurality of solder joints has a ball shape.

6. The semiconductor device of claim 1 further comprising at least one IC die pad below said at least one IC.

7. The semiconductor device of claim 6 further comprising an adhesive layer between said at least one IC and said at least one IC die pad.

8. The semiconductor device of claim 1 wherein each lead frame contact pad has a rectangular shape.

9. The semiconductor device of claim 1 wherein said plurality of lead frame contact pads and said plurality of curved leads comprise copper.

10. An electronic device comprising:

a semiconductor device comprising

at least one integrated circuit (IC),

a plurality of lead frame contact pads adjacent said at least one IC, each lead frame contact pad having a lead opening therein,

a plurality of bond wires, each bond wire coupling a respective lead frame contact pad with said at least one IC,

encapsulation material surrounding said at least one IC, said plurality of lead frame contact pads, and said plurality of bond wires, said encapsulation material extending over the lead openings of said plurality of lead frame contact pads, and

a plurality of curved leads, each curved lead extending through a respective lead opening and outwardly from said encapsulation material, each curved lead extending laterally outward toward a sidewall of said encapsulation material and defining a gap with said encapsulation material; and

a printed circuit board carrying said semiconductor device.

11. The electronic device of claim 10 wherein said semiconductor device comprises a plurality of solder joints, each solder joint attaching a respective curved lead within a corresponding lead opening.

12. The electronic device of claim 11 wherein each of said lead openings comprises a lead through-opening extending through a corresponding lead frame contact pad; and wherein each of said plurality of solder joints fills a corresponding lead through-opening.

13. The electronic device of claim 11 wherein each of said plurality of solder joints is laterally spaced outwardly from a respective bond wire.

14. The electronic device of claim 10 wherein said semiconductor device comprises at least one IC die pad below said at least one IC.

15. A method for making a semiconductor device comprising:

forming a plurality of lead frame contact pads adjacent at least one integrated circuit (IC), each lead frame contact pad having a lead opening therein;

coupling a respective bond wire between each lead frame contact pad and the at least one IC;

surrounding the at least one IC, the plurality of lead frame contact pads, and the plurality of bond wires with an encapsulation material, the encapsulation material extending over the lead openings of the plurality of lead frame contact pads; and

coupling each of a plurality of curved leads to extend through a respective lead opening and outwardly from the encapsulation material, each curved lead extending laterally outward toward a sidewall of the encapsulation material and defining a gap with the encapsulation material.

16. The method of claim 15 further comprising forming a plurality of solder joints, each solder joint attaching a respective curved lead within a corresponding lead opening.

17. The method of claim 16 wherein each of the lead openings comprises a lead through-opening extending through a corresponding lead frame contact pad; and wherein each of the plurality of solder joints fills a corresponding lead through-opening.

18. The method of claim 16 wherein each of the plurality of solder joints is laterally spaced outwardly from a respective bond wire.

19. The method of claim 16 wherein each of the solder joints has a ball shape.

20. The method of claim 15 further comprising forming at least one IC die pad below the at least one IC.

21. A semiconductor device comprising:

at least one integrated circuit (IC);

a plurality of lead frame contact pads adjacent said at least one IC, each lead frame contact pad having a lead opening therein, each lead frame contact pad having a rectangular shape;

a plurality of bond wires, each bond wire coupling a respective lead frame contact pad with said at least one IC;

encapsulation material surrounding said at least one IC, said plurality of lead frame contact pads, and said plurality of bond wires, said encapsulation material extending over the lead openings of said plurality of lead frame contact pads;

a plurality of curved leads, each curved lead extending through a respective lead opening and outwardly from said encapsulation material, each curved lead extending laterally outward toward a sidewall of said encapsulation material and defining a gap with said encapsulation material; and

at least one IC die pad being below said at least one IC.

22. The semiconductor device of claim 21 further comprising a plurality of solder joints, each solder joint attaching a respective curved lead within a corresponding lead opening.

23. The semiconductor device of claim 22 wherein each of said lead openings comprises a lead through-opening extending through a corresponding lead frame contact pad; and wherein each of said plurality of solder joints fills a corresponding lead through-opening.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2022
From: STMICROELECTRONICS, INC.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 061608/0550 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2014
From: TALLEDO, JEFFERSON
To: STMICROELECTRONICS, INC.
Reel/Frame 033105/0774 →
Continuity (1)
Related Publication 20150348879A1 · Dec 3, 2015