IP Library Granted Patent US 9,059,380
Granted Patent B2
US 9,059,380 · App. 14/305,387 · Granted Jun 16, 2015

Discontinuous patterned bonds for semiconductor devices and associated systems and methods

Inventors: Scott D. Schellhammer (Meridian, ID); Vladimir Odnoblyudov (Eagle, ID); Jeremy S. Frei (Boise, ID)
Assignee: Micron Technology, Inc.
H01L33/486H01L33/0079H01L24/94H01L33/0095H01L21/187H01L21/2007H01L21/447H01L23/49513H01L24/04H01L24/06H01L2924/12041H01L24/32H01L24/83H01L24/97H01L2224/32225H01L2224/32245H01L2224/83001H01L2224/83121H01L2224/8314H01L2224/83193
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,059,380
App. No.
14/305,387
Granted
Jun 16, 2015
Kind
B2
Abstract

Discontinuous bonds for semiconductor devices are disclosed herein. A device in accordance with a particular embodiment includes a first substrate and a second substrate, with at least one of the first substrate and the second substrate having a plurality of solid-state transducers. The second substrate can include a plurality of projections and a plurality of intermediate regions and can be bonded to the first substrate with a discontinuous bond. Individual solid-state transducers can be disposed at least partially within corresponding intermediate regions and the discontinuous bond can include bonding material bonding the individual solid-state transducers to blind ends of corresponding intermediate regions. Associated methods and systems of discontinuous bonds for semiconductor devices are disclosed herein.

Claims (45)

1. A method for fabricating a semiconductor device, the method comprising:

forming a plurality of solid-state transducers in a device substrate;

forming a plurality of recesses in a carrier substrate;

bonding the carrier substrate to the device substrate with a discontinuous bond, wherein the discontinuous bond comprises bonding material between individual solid-state transducers and a blind end of corresponding individual recesses; and

at least restricting the bonding material from flowing across the carrier substrate by confining the bonding material to the plurality of recesses.

2. The method of claim 1 wherein the plurality of recesses form a first pattern and the plurality of solid-state transducers form a second pattern that is the inverse of the first pattern, and wherein bonding the carrier substrate to the device substrate includes aligning the first pattern with the second pattern and bringing the device substrate and the carrier substrate together.

3. The method of claim 2 wherein aligning the first pattern with the second pattern includes optically aligning the first pattern with the second pattern.

4. A method for fabricating a semiconductor device, the method comprising:

forming a plurality of solid-state transducers in a device substrate;

forming a plurality of recesses in a carrier substrate, wherein the individual recesses are separated by projections of the carrier substrate, and wherein the projections form streets;

bonding the carrier substrate to the device substrate with a discontinuous bond, wherein the discontinuous bond comprises bonding material between individual solid-state transducers and blind end of corresponding individual recesses;

removing the device substrate without removing the plurality of solid-state transducers; and

dicing the carrier substrate along the streets to form a plurality of individual semiconductor devices.

5. A method for fabricating a semiconductor assembly, the method comprising:

aligning a carrier substrate having a plurality of recesses with a device substrate having a plurality of solid-state transducers;

containing a bonding material in the plurality of recesses; and

bonding the device substrate to the carrier substrate with a discontinuous bond while containing the bonding material in the plurality of recesses, wherein bonding the device substrate to the carrier substrate with a discontinuous bond includes:

forming individual segments of the discontinuous bond by bonding individual solid-state transducers to a blind end of a corresponding recess with the bonding material;

inserting projections of the carrier substrate into trenches, wherein the trenches surround the individual solid-state transducers, and wherein the projections at least partially define discontinuities in the discontinuous bond; and

elevating a temperature of the carrier substrate and the device substrate while containing the bonding material in the plurality of recesses.

6. The method of claim 5 wherein bonding the device substrate to the carrier substrate includes optically aligning the plurality of solid-state transducers with the plurality of recesses.

7. The method of claim 5 , further comprising positioning at least a portion of the carrier substrate directly adjacent to a portion of the device substrate.

8. The method of claim 5 , wherein inserting projections of the carrier substrate into trenches includes positioning a plurality of projections of the carrier substrate directly adjacent to corresponding portions of the device substrate.

9. A method for fabricating a semiconductor assembly, the method comprising:

aligning a carrier substrate having a plurality of recesses with a device substrate having a plurality of solid-state transducers;

containing a bonding material in the plurality of recesses;

bonding the device substrate to the carrier substrate with a discontinuous bond while containing the bonding material in the plurality of recesses, wherein containing a bonding material in the plurality of recesses comprises containing the bonding material via a plurality of projections of the carrier substrate, wherein individual projections separate corresponding recesses; and

positioning at least a portion of the individual projections directly adjacent to the device substrate.

10. The method of claim 9 wherein bonding the device substrate to the carrier substrate with a discontinuous bond includes bonding individual solid-state transducers to a blind end of a corresponding recess with the bonding material.

11. A method for fabricating a semiconductor device, the method comprising:

forming a device assembly having a plurality of solid-state transducers, wherein individual solid-state transducers are separated via trenches aligned in a grid pattern;

forming a carrier assembly having a plurality of recesses, wherein individual recesses are separated via projections;

positioning and maintaining a bonding material within the plurality of recesses;

aligning the device assembly with the carrier assembly to position individual projections within corresponding trenches and to position individual solid-state transducers within corresponding recesses; and

bonding the device assembly to the carrier assembly via a discontinuous bond, wherein the discontinuous bond includes the bonding material bonding individual solid-state transducers to blind ends of corresponding recesses.

12. The method of claim 11 wherein forming a device assembly includes forming a substrate, and wherein aligning the device assembly with the carrier assembly includes positioning at least a portion of the individual projections directly adjacent the substrate.

13. The method of claim 11 wherein the bonding material is a first bonding material, wherein forming a device assembly includes positioning a second bonding material directly adjacent the individual solid-state transducers, and wherein the discontinuous bond includes the first bonding material and the second bonding material bonding the individual solid-state transducers to blind ends of corresponding recesses.

14. The method of claim 11 wherein forming a device assembly includes forming a substrate, and wherein the method further comprises removing the substrate of the device assembly and singulating individual solid-state transducers via dicing along the projections.

15. The method of claim 14 wherein singulating individual solid-state transducers via dicing includes dicing through a single material.

16. A method for fabricating a semiconductor device, the method comprising:

forming a bonded assembly having a device substrate, a carrier substrate and a plurality of solid-state transducers, wherein individual solid-state transducers are positioned within corresponding recesses of the carrier substrate;

removing the device substrate from the bonded assembly; and

dicing through only the carrier substrate to singulate individual solid-state transducers.

17. The method of claim 16 wherein forming the bonded assembly includes bonding the individual solid-state transducers to blind ends of corresponding recesses.

18. The method of claim 17 , further comprising containing a bonding material within the plurality of recesses, wherein bonding the individual solid-state transducers to blind ends of corresponding recesses includes bonding via the bonding material.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Division 13220462 · Aug 29, 2011
Related Publication 20140295594A1 · Oct 2, 2014