IP Library Granted Patent US 9,472,560
Granted Patent B2
US 9,472,560 · App. 14/305,459 · Granted Oct 18, 2016

Memory cell and an array of memory cells

Inventors: Durai Vishak Nirmal Ramaswamy (Boise, ID); Wayne Kinney (Emmett, ID); Marco Domenico Tiburzi (Avezzano, IT)
Assignee: Micron Technology, Inc.
H01L27/11514H01L27/11507
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,472,560
App. No.
14/305,459
Granted
Oct 18, 2016
Kind
B2
Abstract

A memory cell includes a first electrode and a second electrode. A select device and a programmable device are in series with each other between the first and second electrodes. The select device is proximate and electrically coupled to the first electrode. The programmable device is proximate and electrically coupled to the second electrode. The programmable device includes a radially inner electrode having radially outer sidewalls. Ferroelectric material is radially outward of the outer sidewalls of the inner electrode. A radially outer electrode is radially outward of the ferroelectric material. One of the outer electrode or the inner electrode is electrically coupled to the select device. The other of the outer electrode and the inner electrode is electrically coupled to the second electrode. Arrays of memory cells are disclosed.

Claims (86)

1. A memory cell, comprising:

a first electrode and a second electrode;

a select device and a programmable device in series with each other between the first and second electrodes, the select device being proximate and electrically coupled to the first electrode, the programmable device being proximate and electrically coupled to the second electrode; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls, the radially inner electrode being of an upwardly open container-like shape in a vertical cross section taken through an axial center of the radially inner electrode;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode;

a radially outer electrode radially outward of the ferroelectric material;

one of the radially outer electrode or the radially inner electrode being electrically coupled to the select device, the other of the radially outer electrode and the radially inner electrode being electrically coupled to the second electrode; and

the ferroelectric material not extending radially outward beyond the radially outer electrode.

2. The memory cell of claim 1 wherein the ferroelectric material completely circumferentially surrounds the radially inner electrode in at least one horizontal cross section.

3. The memory cell of claim 1 wherein the radially outer electrode completely circumferentially surrounds the ferroelectric material in at least one horizontal cross section.

4. The memory cell of claim 1 wherein the ferroelectric material is of an upwardly open container-like shape in a vertical cross section taken through an axial center of the ferroelectric material.

5. The memory cell of claim 1 wherein the radially outer electrode is of an upwardly open container-like shape in a vertical cross section taken through an axial center of the radially outer electrode.

6. The memory cell of claim 1 wherein the radially outer electrode is electrically coupled to the select device and the radially inner electrode is electrically coupled to the second electrode.

7. The memory cell of claim 1 wherein the radially outer electrode is electrically coupled to the second electrode and the radially inner electrode is electrically coupled to the select device.

8. The memory cell of claim 1 wherein the ferroelectric material is directly against one of the first electrode and the second electrode.

9. The memory cell of claim 1 wherein the ferroelectric material is not directly against either of the first and second electrodes.

10. The memory cell of claim 1 wherein no intervening circuit component is between the one of the radially outer electrode and the radially inner electrode and the select device.

11. The memory cell of claim 1 wherein no intervening circuit component is between the other of the radially outer electrode and the radially inner electrode and the second electrode.

12. The memory cell of claim 1 wherein the ferroelectric material comprises hafnium oxide doped with silicon dioxide.

13. An array of the memory cells of claim 1 .

14. A memory cell, comprising:

a first electrode and a second electrode;

a select device and a programmable device in series with each other between the first and second electrodes, the select device being proximate and electrically coupled to the first electrode, the programmable device being proximate and electrically coupled to the second electrode; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode;

a radially outer electrode radially outward of the ferroelectric material;

one of the radially outer electrode or the radially inner electrode being electrically coupled to the select device, the other of the radially outer electrode and the radially inner electrode being electrically coupled to the second electrode; and

conductive material of the radially inner electrode where between the first and second electrodes being everywhere of a solid pillar shape in a vertical cross section taken through an axial center of the radially inner electrode.

15. An array of the memory cells of claim 14 .

16. A memory cell, comprising:

a first electrode and a second electrode;

a select device and a programmable device in series with each other between the first and second electrodes, the select device being proximate and electrically coupled to the first electrode, the programmable device being proximate and electrically coupled to the second electrode; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode;

a radially outer electrode radially outward of the ferroelectric material;

one of the radially outer electrode or the radially inner electrode being electrically coupled to the select device, the other of the radially outer electrode and the radially inner electrode being electrically coupled to the second electrode; and

the ferroelectric material being of an upwardly open and downwardly open cylinder-like shape in a vertical cross section taken through an axial center of the ferroelectric material.

17. An array of the memory cells of claim 16 .

18. A memory cell, comprising:

a first electrode and a second electrode;

a select device and a programmable device in series with each other between the first and second electrodes, the select device being proximate and electrically coupled to the first electrode, the programmable device being proximate and electrically coupled to the second electrode; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode;

a radially outer electrode radially outward of the ferroelectric material;

one of the radially outer electrode or the radially inner electrode being electrically coupled to the select device, the other of the radially outer electrode and the radially inner electrode being electrically coupled to the second electrode; and

conductive material of the radially outer electrode being of an upwardly open and downwardly open cylinder-like shape in a vertical cross section taken through an axial center of the radially outer electrode.

19. An array of the memory cells of claim 18 .

20. A memory cell, comprising:

a first upper electrode and a second lower electrode;

a select device and a programmable device in series with each other and being elevationally between the first upper electrode and the second lower electrode, the select device being proximate and electrically coupled to one of the first upper electrode and the second lower electrode, the programmable device being proximate and electrically coupled to the other of the first upper electrode and the second lower electrode; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode;

a radially outer electrode radially outward of the ferroelectric material;

one of the radially outer electrode or the radially inner electrode being electrically coupled to the select device, the other of the radially outer electrode and the radially inner electrode being electrically coupled to the second electrode; and

the ferroelectric material being directly against one of the first upper electrode and the second lower electrode but not directly against the other of the first upper electrode and the second lower electrode.

21. An array of the memory cells of claim 20 .

22. A memory cell, comprising:

an upper electrode and a lower electrode;

a select device and a programmable device in series with each other and being elevationally between the upper and lower electrodes, the select device being proximate and electrically coupled to the upper electrode, the select device being above the programmable device, the programmable device being proximate and electrically coupled to the lower electrode, the programmable device being below the select device; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls, conductive material of the radially inner electrode where between the first and second electrodes being everywhere of a solid pillar shape in a vertical cross section taken through an axial center of the radially inner electrode;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode, the ferroelectric material being of an upwardly open container-like shape in a vertical cross section taken through an axial center of the ferroelectric material;

a radially outer electrode radially outward of the ferroelectric material, the radially outer electrode being of an upwardly open container-like shape in a vertical cross section taken through an axial center of the radially outer electrode; and

the radially inner electrode of pillar shape being electrically coupled to the select device, the radially outer electrode of container-like shape being electrically coupled to the lower electrode.

23. The memory cell of claim 22 wherein the radially inner electrode of pillar shape is directly against the select device and the select device is directly against the upper electrode.

24. The memory cell of claim 23 wherein the radially outer electrode of container-like shape is directly against the radially inner electrode.

25. An array of the memory cells of claim 22 .

26. A memory cell, comprising:

an upper electrode and a lower electrode;

a select device and a programmable device in series with each other and being elevationally between the upper and lower electrodes, the select device being proximate and electrically coupled to the lower electrode, the select device being below the programmable device, the programmable device being proximate and electrically coupled to the upper electrode, the programmable device being above the select device; and

the programmable device comprising:

a radially inner electrode having radially outer sidewalls, the radially inner electrode being of an upwardly open container-like shape in a vertical cross section taken through an axial center of the radially inner electrode;

ferroelectric material radially outward of the outer sidewalls of the radially inner electrode;

a radially outer electrode radially outward of the ferroelectric material, the radially outer electrode being of an upwardly open container-like shape in the vertical cross section;

the radially outer electrode being electrically coupled to the select device, the radially inner electrode being electrically coupled to the upper electrode, the radially inner electrode projecting elevationally above the radially outer electrode, the radially inner electrode above the radially outer electrode not projecting radially outward of the radially outer electrode.

27. The memory cell of claim 26 wherein the ferroelectric material extends radially outward beyond the radially outer electrode.

28. The memory cell of claim 26 wherein,

the select device is directly against lower electrode;

the radially outer electrode is directly against the select device; and

the radially inner electrode is directly against the upper electrode.

29. The memory cell of claim 28 wherein the ferroelectric material extends radially outward beyond the radially outer electrode and is directly against the upper electrode and a top of the radially outer electrode.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2014
From: RAMASWAMY, DURAI VISHAK NIRMAL; KINNEY, WAYNE; TIBURZI, MARCO DOMENICO
To: MICRON TECHNOLOGY, INC.
Reel/Frame 033110/0378 →
Continuity (1)
Related Publication 20150364565A1 · Dec 17, 2015