IP Library Granted Patent US 9,312,429
Granted Patent B2
US 9,312,429 · App. 14/335,113 · Granted Apr 12, 2016

Semiconductor light emitting device, semiconductor wafer with first and second portions with different lattice polarities

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,312,429
App. No.
14/335,113
Granted
Apr 12, 2016
Kind
B2
Abstract

According to one embodiment, a semiconductor light emitting device includes a light emitting layer and a first semiconductor layer. The first semiconductor layer is arranged with the light emitting layer in a first direction. The first semiconductor layer includes a first portion and a second portion. The first portion and a second portion include a nitride semiconductor. The first portion has a first lattice polarity. The second portion has a second lattice polarity different from the first lattice polarity.

Claims (46)

1. A semiconductor light emitting device, comprising:

a light emitting layer;

a first semiconductor layer arranged with the light emitting layer in a first direction, the first semiconductor layer including a first portion and a second portion, the first portion and the second portion including a nitride semiconductor, the first portion having a first lattice polarity, and the second portion having a second lattice polarity different from the first lattice polarity;

a second semiconductor layer provided between the first semiconductor layer and the light emitting layer, the second semiconductor layer being of a first conductivity type;

a third semiconductor layer of the second conductivity type, the light emitting layer being provided between the second semiconductor layer and the third semiconductor layer; and

an In-containing layer provided between the second semiconductor layer and the light emitting layer, the In-containing layer including a nitride semiconductor including In,

the light emitting layer including a nitride semiconductor including In,

a composition ratio of In in the In-containing layer being different from a composition ratio of In in the light emitting layer,

a lattice length of the In-containing layer in an a-axis direction being not less than 0.1% greater than a lattice length of the second semiconductor layer in the a-axis direction, and

a difference of the lattice length of the In-containing layer in the a-axis direction and the lattice length of the light emitting layer in the a-axis direction is not more than 0.1%.

2. The device according to claim 1 , wherein the second lattice polarity is inverted relative to the first lattice polarity.

3. The device according to claim 2 , wherein

the first portion and the second portion include GaN,

the first lattice polarity is a Ga polarity, and

the second lattice polarity is an N polarity.

4. The device according to claim 1 , wherein

the In-containing layer includes

a plurality of first intermediate layers including a nitride semiconductor including In, and

a plurality of second intermediate layers including the nitride semiconductor, and

each of the first intermediate layers and each of the second intermediate layers are alternately stacked in the first direction.

5. The device according to claim 4 , wherein the composition ratio of In in each of the first intermediate layers is not less than 0.01 and not more than 0.2.

6. The device according to claim 5 , wherein each of the first intermediate layers includes In q Ga 1-q N(0<q<1).

7. The device according to claim 4 , wherein a bandgap energy of each of the first intermediate layers is lower than a bandgap energy of each of the second intermediate layers.

8. The device according to claim 4 , wherein

the light emitting layer includes a plurality of barrier layers and a plurality of well layers alternately stacked in the first direction,

a bandgap energy of each of the barrier layers is higher than a bandgap energy of each of the well layers, and

the bandgap energy of each of the first intermediate layers is higher than the bandgap energy of each of the well layers.

9. The device according to claim 8 , wherein each of the well layers includes In x Ga 1-x N(0<x<1).

10. The device according to claim 9 , wherein the composition ratio of In in each of the first intermediate layers is lower than the composition ratio of In in each of the well layers.

11. The device according to claim 1 , wherein the lattice length of the first semiconductor layer in the a-axis direction is not less than 0.3182 nm.

12. The device according to claim 1 , further comprising:

a foundation layer including a nitride semiconductor,

the first semiconductor layer being provided between the foundation layer and the light emitting layer.

13. The device according to claim 1 , wherein the first semiconductor layer has a plurality of second portions distributed in the first portion.

14. The device according to claim 13 , wherein, in a plane perpendicular to the first direction, a percentage of the total area of the second portions relative to an area of the first semiconductor layer is not less than 0.1% and not more than 50%.

15. A semiconductor wafer, comprising:

a substrate;

a light emitting layer arranged with the substrate in a first direction;

a first semiconductor layer provided between the substrate and the light emitting layer, the first semiconductor layer including a first portion and a second portion, the first portion and the second portion including a nitride semiconductor, the first portion having a first lattice polarity, and the second portion having a second lattice polarity different from the first lattice polarity;

a second semiconductor layer provided between the first semiconductor layer and the light emitting layer, the second semiconductor layer being of a first conductivity type;

a third semiconductor layer of the second conductivity type, the light emitting layer being provided between the second semiconductor layer and the third semiconductor layer; and

an In-containing layer provided between the second semiconductor layer and die light emitting layer, the In-containing layer including a nitride semiconductor including In,

the light emitting layer including a nitride semiconductor including In,

a composition ratio of In in the In-containing layer being different from a composition ratio of In in the light emitting layer,

a lattice length of the In-containing layer in a-axis direction being not less than 0.1% greater than a lattice length of the second semiconductor layer in the a-axis direction, and

a difference of the lattice length of the In-containing layer in the a-axis direction and the lattice length of the light emitting layer in the a-axis direction is not more than 0.1%.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2020
From: TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
To: SEOUL SEMICONDUCTOR CO., LTD.
Reel/Frame 052316/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2020
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA ELECTRONIC DEVICES AND STORAGE CORPORATION
Reel/Frame 051691/0442 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2014
From: HWANG, JONGIL; HASHIMOTO, REI; SAITO, SHINJI; NUNOUE, SHINYA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 033475/0688 →