IP Library Granted Patent US 9,036,409
Granted Patent B2
US 9,036,409 · App. 14/336,600 · Granted May 19, 2015

Immunity of phase change material to disturb in the amorphous phase

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,036,409
App. No.
14/336,600
Granted
May 19, 2015
Kind
B2
Abstract

Disturb from the reset to the set state may be reduced by creating an amorphous phase that is substantially free of crystal nuclei when programming the reset state in a phase change memory. In some embodiments, this can be achieved by using a current or a voltage to program that exceeds the threshold voltage of the phase change memory element, but does not exceed a safe current voltage which would cause a disturb.

Claims (13)

1. A method comprising:

reading a cell of a memory including a phase change memory element and an ovonic threshold switch using a refresh pulse followed by a read pulse to determine a threshold voltage of the cell to be read.

2. The method of claim 1 including determining whether the cell is on.

3. The method of claim 2 wherein if the cell is not on, using a refresh pulse greater than the cell's maximum expected threshold voltage.

4. The method of claim 3 including increasing a resulting current.

5. The method of claim 4 including, depending on a resistance that is determined, recording a detected state or forcing another refresh pulse and another read pulse.

6. A phase change memory comprising:

a phase change memory array including phase change memory elements and ovonic threshold switches; and

circuitry to read said array using a refresh pulse followed by a read pulse to determine the threshold voltage of a cell to be read.

7. The memory of claim 6 said circuitry to determine whether the cell is on.

8. The memory of claim 7 wherein, if the cell is not on, said circuitry to generate a refresh pulse greater than the cell's maximum expected threshold voltage.

9. The memory of claim 8 , said circuitry to increase a resulting current.

10. The memory of claim 9 , said circuitry to record a detected state or force another refresh pulse and another read pulse, depending on a determined resistance.

Assignments (2)
CHANGE OF NAME Recorded Jul 18, 2016
From: CARLOW INNOVATIONS, LLC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039379/0077 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2015
From: OVONYX, INC.
To: CARLOW INNOVATIONS LLC
Reel/Frame 037244/0954 →