IP Library › Granted Patent US 9,298,874
Granted Patent B2
US 9,298,874 · App. 14/340,411 · Granted Mar 29, 2016

Time-variant temperature-based 2-D and 3-D wire routing

Inventors: Chun-Chen Liu (San Diego, CA); Shengqiong Xie (San Diego, CA)
Assignee: QUALCOMM Incorporated
G06F17/5077G06F2217/80G06F2217/84
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,298,874
App. No.
14/340,411
Granted
Mar 29, 2016
Kind
B2
Abstract

Various features pertain to circuit design schemes that route wires based on temperature. In one aspect, time-variant temperature conditions along a prospective route are taken into account when determining whether to use the route for a wire. For example, a route can be selected from among a set of prospective two-dimensional (2-D) or three-dimensional (3-D) routes based on which route is associated with the “smoothest” temperature gradient. Other aspects of the disclosure pertain to determining or exploiting adjustable search windows, layer wiring densities, worst-case skew values and resistance-capacitance (RC) coupling characteristics, particularly for use with 3-D routing within the layers of a stacked multi-layer substrate.

Claims (122)

1. A routing apparatus, comprising:

a memory device; and

a processing circuit coupled to the memory device and configured to:

identify a plurality of prospective routes for routing a wire through at least one substrate;

determine, for each of the prospective routes, a time-variant temperature characteristic associated with the prospective route;

select one of the prospective routes based on a skew determined for each of the prospective routes using the time-variant temperature characteristic associated with the each of the prospective routes;

store an indication of the selected route in the memory device; and

provide design data including the indication of the selected route that may be used to manufacture an integrated circuit, substrate or printed circuit board.

2. The apparatus of claim 1 , wherein:

the substrate is a multi-layer substrate; and

the processing circuit is further configured to:

identify the plurality of prospective routes by identifying a plurality of prospective three-dimensional (3-D) routes through a plurality of layers of a multi-layer substrate;

determine, for each of the prospective 3-D routes, a time-variant 3-D temperature characteristic associated with the prospective 3-D route;

select one of the prospective 3-D routes based on the time-variant 3-D temperature characteristic of the prospective 3-D routes; and

store an indication of the selected 3-D route in the memory device.

3. The apparatus of claim 2 , wherein the processing circuit is further configured to:

determine, for each of the prospective 3-D routes, a time-variant 3-D temperature gradient for each prospective 3-D route; and

select one of the prospective 3-D routes by selecting a route having a smoothest time-variant 3-D temperature gradient.

4. The apparatus of claim 2 , wherein the processing circuit is further configured to:

identify adverse temperature locations within the multi-layer substrate; and

select one of the prospective 3-D routes by selecting a route that avoids the adverse temperature locations.

5. The apparatus of claim 2 , wherein the processing circuit is further configured to:

determine a density of at least one layer of the multi-layer substrate; and

select one of the prospective 3-D routes by selecting the prospective route based in part on the density of the at least one layer of the multi-layer substrate.

6. The apparatus of claim 5 , wherein the processing circuit is further configured to:

determine the density of the at least one layer of the multi-layer substrate by determining a wiring density.

7. The apparatus of claim 1 , wherein the processing circuit is further configured to:

determine a worst-case skew of the selected route; and

reject the selected route if the worst-case skew exceeds a predetermined skew threshold.

8. The apparatus of claim 7 , wherein:

the substrate is a multi-layer substrate with at least one via;

the selected route is a 3-D route including the via; and

the processing circuit is further configured to:

determine the worst-case skew for the selected route based, at least in part, on the inclusion of the via in the 3-D route.

9. The apparatus of claim 1 , wherein:

the routing of the wire is between a first endpoint and a second endpoint; and

wherein the processing circuit is further configured to:

identify a search window within the at least one substrate; and

adjust the search window based on locations of first and second endpoints.

10. The apparatus of claim 9 , wherein:

the substrate is a multi-layer substrate; and

wherein the processing circuit is further configured to:

identify a search window within each of a plurality of layers of the multi-layer substrate; and

independently adjust the search windows of different layers of the plurality of layers.

11. The apparatus of claim 1 , wherein the processing circuit is further configured to:

determine an amount of capacitive coupling between the selected route and at least one other wiring route; and

reject the selected route if the amount of capacitive coupling exceeds a predetermined coupling threshold.

12. The apparatus of claim 11 , wherein:

the substrate is a multi-layer substrate; and

wherein the processing circuit is further configured to:

determine the amount of capacitive coupling between the selected route and at least one other wiring route within an adjacent layer of the multi-layer substrate; and

reject the selected route if the amount of capacitive coupling with the at least one other wiring route within the adjacent layer exceeds the predetermined coupling threshold.

13. The apparatus of claim 1 , wherein:

the substrate is a multi-layer substrate, the prospective routes are 3-D routes within the layers of the multi-layer substrate, and the temperature characteristic is a 3-D temperature characteristic; and

wherein the processing circuit is further configured to:

identify a 3-D grid of points within the multi-layer substrate; and

identify the 3-D routes by identifying routes within the 3-D grid of points based, at least in part, on the 3-D temperature characteristic, wherein the routing of the wire is between a first endpoint and a second endpoint within the grid of points.

14. The apparatus of claim 13 , wherein the processing circuit is further configured to determine the 3-D temperature characteristic associated with each prospective 3-D route by:

determining, for each of the points of the 3-D grid of points, a temperature characteristic of the point;

generating a spatial correlation matrix corresponding to the 3-D grid of points based on the temperature characteristics of the points;

generating a correlation cofactor matrix based on the spatial correlation matrix, wherein the correlation cofactor matrix correlates, for each of the points of the 3-D grid of points, the temperature characteristic of the point with the temperature characteristics of the first and second endpoints; and

determining, for each prospective 3-D route, a temperature correlation between the each prospective 3-D route and the first and second endpoints based on the correlation cofactor matrix.

15. A routing method performed at a circuit design system, comprising:

identifying, at the circuit design system, a plurality of prospective routes for routing a wire through at least one substrate;

using a processor of the circuit design system to determine, for each of the prospective routes, a time-variant temperature characteristic associated with the prospective route that corresponds to a skew associated with the prospective route;

selecting, at the circuit design system, one of the prospective routes based on the time-variant temperature characteristic of the prospective routes; and

storing, in a memory of the circuit design system, an indication of the selected route,

wherein the indication of the selected route is used to manufacture an integrated circuit, substrate or printed circuit board.

16. The method of claim 15 , wherein the substrate is a multi-layer substrate and wherein:

identifying the plurality of prospective routes comprises identifying a plurality of prospective three-dimensional (3-D) routes through a plurality of layers of the multi-layer substrate;

determining the time-variant temperature characteristic comprises determining, for each of the prospective 3-D routes, a time-variant 3-D temperature characteristic associated with the prospective 3-D route;

selecting one of the prospective routes comprises selecting a prospective 3-D route based on the time-variant 3-D temperature characteristic of the prospective 3-D route; and

storing an indication of the selected route comprises storing an indication of the selected 3-D route in a memory device.

17. The method of claim 16 , further comprising:

determining, for each of the prospective 3-D routes, a time-variant 3-D temperature gradient; and

selecting one of the prospective 3-D routes by selecting a route having a smoothest 3-D temperature gradient.

18. The method of claim 16 , further comprising:

identifying adverse temperature locations within the multi-layer substrate; and

selecting one of the prospective 3-D routes by selecting a route that avoids the adverse temperature locations.

19. The method of claim 16 , further comprising:

determining a density of at least one layer of the multi-layer substrate; and

selecting one of the prospective 3-D routes by selecting the prospective route based in part on the density of the at least one layer of the multi-layer substrate.

20. The method of claim 19 , further comprising:

determining the density of at least one layer of the multi-layer substrate by determining a wiring density.

21. The method of claim 15 , further comprising:

determining a worst-case skew of the selected route; and

rejecting the selected route if the worst-case skew exceeds a predetermined skew threshold.

22. The method of claim 21 , wherein the substrate is a multi-layer substrate with at least one via and the selected route is a 3-D route including the via, and wherein the method further comprises:

determining the worst-case skew for the selected prospective 3-D route based, at least in part, on the inclusion of the via in the 3-D route.

23. The method of claim 15 , wherein the routing of the wire is between a first endpoint and a second endpoint, and wherein the method further comprises:

identifying a search window within the at least one substrate; and

adjusting the search window based on locations of the first and second endpoints.

24. The method of claim 22 , wherein the substrate is a multi-layer substrate, and wherein the method further comprises:

identifying a search window within each of a plurality of layers of the multi-layer substrate; and

independently adjusting the search windows of different layers of the plurality of layers.

25. The method of claim 15 , further comprising:

determining an amount of capacitive coupling between the selected route and at least one other wiring route; and

rejecting the selected route if the amount of capacitive coupling exceeds a predetermined coupling threshold.

26. The method of claim 25 , wherein the substrate is a multi-layer substrate, and wherein the method further comprises:

determining the amount of capacitive coupling between the selected route and at least one other wiring route within an adjacent layer of the multi-layer substrate; and

rejecting the selected route if the amount of capacitive coupling with the at least one other wiring route within the adjacent layer exceeds the predetermined coupling threshold.

27. The method of claim 15 , wherein the substrate is a multi-layer substrate, the prospective routes are 3-D routes within the layers of the multi-layer substrate, and the temperature characteristic is a 3-D temperature characteristic, and wherein the method further comprises:

identifying a 3-D grid of points within the multi-layer substrate; and

identifying the 3-D routes by identifying routes within the 3-D grid of points based, at least in part, on the 3-D temperature characteristic, wherein the routing of the wire is between a first endpoint and a second endpoint within the grid of points.

28. The method of claim 27 , wherein determining the 3-D temperature characteristic associated with each prospective 3-D route comprises:

determining, for each of the points of the 3-D grid of points, a temperature characteristic of the point;

generating a spatial correlation matrix corresponding to the 3-D grid of points based on the temperature characteristics of the points;

generating a correlation cofactor matrix based on the spatial correlation matrix, wherein the correlation cofactor matrix correlates, for each of the points of the 3-D grid of points, the temperature characteristic of the point with the temperature characteristics of the first and second endpoints; and

determining, for each prospective 3-D route, a temperature correlation between the each prospective 3-D route and the first and second endpoints based on the correlation cofactor matrix.

29. A routing apparatus, comprising:

means for identifying a plurality of prospective routes for routing a wire through at least one substrate;

means for determining, for each of the prospective routes, a time-variant temperature characteristic associated with the prospective route;

means for selecting one of the prospective routes based on the time-variant temperature characteristic of the prospective route that corresponds to a skew associated with the prospective route; and

means for storing an indication of the selected route,

wherein the indication of the selected route is used to manufacture an integrated circuit, substrate or printed circuit board.

30. A substrate having a wire formed thereon along a selected route associated with a time-variant temperature gradient from among a plurality of prospective routes, the substrate prepared by a process comprising:

identifying, using a circuit the plurality of prospective routes for routing the wire on the substrate;

determining, using the circuit design system and for each of the prospective routes, a time-variant temperature characteristic associated with the prospective route that corresponds to a skew associated with the prospective route;

selecting, at the circuit design system, one of the prospective routes based on the time-variant temperature characteristic of the prospective routes;

providing an indication of the selected route;

providing the substrate; and

forming the wire on the substrate based on the indication of the selected route.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2014
From: LIU, CHUN-CHEN; XIE, SHENGQIONG
To: QUALCOMM INCORPORATED
Reel/Frame 033590/0527 →
Continuity (2)
Continuation In Part 14175429 · Feb 7, 2014
Related Publication 20150227668A1 · Aug 13, 2015