IP Library › Granted Patent US 9,864,134
Granted Patent B2
US 9,864,134 · App. 14/442,240 · Granted Jan 9, 2018

Semiconductor structure and method for manufacturing a semiconductor structure

Inventors: Lukas Czornomaz (Zurich, CH); Jean Fompeyrine (Waedenswil, CH); Jens Hofrichter (Gattikon, CH); Bert Jan Offrein (Schoenenberg, CH); Mirja Richter (Staefa, CH)
Assignee: International Business Machines Corporation
G02B6/12004H01L27/14H01L31/18Y02P70/521
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,864,134
App. No.
14/442,240
Granted
Jan 9, 2018
Kind
B2
Abstract

A semiconductor structure and a method for manufacturing the semiconductor structure are provided. The semiconductor structure includes a processed semiconductor substrate. The processed semiconductor substrate includes active electronic components. The semiconductor structure also includes a dielectric layer that covers, at least partially, the processed semiconductor substrate. An interface layer that is suitable for growing optically active material on the interface layer is bonded to the dielectric layer. An optical gain layer and the processed semiconductor substrate are connected through the dielectric layer by electric and/or optical contacts.

Claims (15)

1. A semiconductor structure comprising:

a complementary metal-oxide semiconductor (CMOS) wafer comprising:

a silicon substrate,

a processed CMOS layer that overlies the silicon substrate and includes electronic and photonic components,

a passivation layer that overlies the processed CMOS layer and the electronic and photonic components therein, and

a dielectric interlayer that overlies the passivation layer;

a seed layer comprising a III-V material that is bonded to the CMOS wafer at a surface of the dielectric interlayer, and wherein the electronic and photonic components of the processed CMOS layer are communicatively connected to the seed layer by electrical or optical contacts that penetrate the dielectric interlayer; and

a re-growth layer of the III-V material that is epitaxially grown between 450° C. and 650° C. from the seed layer, wherein the electronic and photonic components of the processed CMOS layer are front-end components and are capable of operation after exposure to temperatures between 450° C. and 650° C.

2. The semiconductor structure of claim 1 , wherein the re-growth layer of the III-V material comprises a laser.

3. The semiconductor structure of claim 1 , wherein the re-growth layer of the III-V material comprises an optical amplifier.

4. The semiconductor structure of claim 1 , wherein the re-growth layer of the III-V material comprises a light-emitting diode.

5. The semiconductor structure of claim 1 , wherein the passivation layer comprises silicon nitride.

6. The semiconductor structure of claim 1 , wherein the dielectric interlayer comprises silicon dioxide.

7. The semiconductor structure of claim 1 , wherein the photonic components of the processed CMOS layer comprise one or more silicon-based waveguides.

8. The semiconductor structure of claim 1 , wherein the bonded seed layer is bonded to the surface of the dielectric interlayer between 200° C. and 300° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2015
From: CZORNOMAZ, LUKAS; FOMPEYRINE, JEAN; HOFRICHTER, JENS; OFFREIN, BERT JAN; RICHTER, MIRJA
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 035618/0709 →
Priority Claims (1)
GB 1221581.0 · Nov 30, 2012 · national
Continuity (1)
Related Publication 20160334574A1 · Nov 17, 2016