IP Library Granted Patent US 9,275,879
Granted Patent B1
US 9,275,879 · App. 14/456,025 · Granted Mar 1, 2016

Multi-chip module with rework capability

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,275,879
App. No.
14/456,025
Granted
Mar 1, 2016
Kind
B1
Abstract

Multi-chip underfills and methods for multi-chip module fabrication include connecting one or more chips to a substrate with one or more electrical connections; partially curing an underfill material such that the underfill provides structural support to the electrical connections; electrically testing the one or more chips to identify one or more defective chips; and replacing the one or more defective chips.

Claims (49)

1. A method for multi-chip module fabrication, comprising:

applying an underfill material either to a substrate or to one or more chips;

connecting the one or more chips to the substrate with one or more electrical connections after applying the underfill material;

partially curing the underfill material such that the underfill provides structural support to the electrical connections;

electrically testing the one or more chips to identify one or more defective chips; and

replacing the one or more defective chips.

2. The method of claim 1 , wherein applying the underfill material comprises forming a wafer level underfill on the one or more chips.

3. The method of claim 2 , wherein forming the wafer level underfill comprises spinning the underfill material onto the one or more chips or onto the substrate and performing a b-stage cure of the underfill material.

4. The method of claim 1 , further comprising:

depositing the underfill material onto the substrate; and

placing the chips onto the substrate such that the underfill is displaced by electrical contacts.

5. The method of claim 1 , further comprising fully curing the underfill material after the one or more defective chips are replaced.

6. The method of claim 5 , wherein the underfill material comprises an epoxy, a first curative that cures at a first temperature, and a second curative that cures at a second, higher temperature.

7. The method of claim 6 , wherein fully curing the underfill material comprises heating the underfill material to a higher temperature than a temperature used to partially cure the underfill material.

8. The method of claim 6 , wherein the underfill material comprises an amount of the first curative sufficient to reach about a 30% cure of the underfill material.

9. The method of claim 1 , wherein replacing one or more the defective chips comprises:

removing the one or more defective chips;

removing residual partially cured underfill material;

removing residual solder from the substrate;

connecting one or more replacement chips to the substrate with one or more electrical connections;

partially curing a replacement underfill material; and

electrically testing the one or more replacement chips.

10. A method for multi-chip module fabrication, comprising:

connecting one or more chips to a substrate with one or more electrical connections;

performing a partial cure of an underfill material such that the underfill provides structural support to the electrical connections, wherein the underfill material comprises an epoxy, a first curative that cures at a first temperature, and a second curative that cures at a second, higher temperature;

electrically testing the one or more chips to identify one or more defective chips;

replacing the one or more defective chips; and

fully curing the underfill material by heating the underfill material to a higher temperature than that at which the partial cure was performed.

11. The method of claim 10 , further comprising depositing the underfill material between the one or more chips and the substrate after connecting the one or more chips to the substrate.

12. The method of claim 10 , further comprising forming a wafer level underfill on the one or more chips prior to connecting the one or more chips to the substrate.

13. The method of claim 12 , wherein forming the wafer level underfill comprises spinning the underfill material onto the one or more chips or onto the substrate and performing a b-stage cure of the underfill material.

14. The method of claim 10 , further comprising:

depositing the underfill material onto the substrate; and

placing the chips onto the substrate such that the underfill is displaced by electrical contacts.

15. The method of claim 10 , wherein replacing one or more the defective chips comprises:

removing the one or more defective chips;

removing residual partially cured underfill material;

removing residual solder from the substrate;

connecting one or more replacement chips to the substrate with one or more electrical connections;

partially curing a replacement underfill material; and

electrically testing the one or more replacement chips.

16. The method of claim 10 , wherein the underfill material comprises an amount of the first curative sufficient to reach about a 30% cure of the underfill material.

17. A chip underfill material comprising:

an epoxy;

a first curative comprising an aliphatic amine that cures at a first temperature; and

a second curative comprising an aromatic ring amine that cures at a second, higher temperature,

wherein a proportion of first curative to the epoxy is sufficient to partially cure the epoxy to a degree that provides structural support to components in the epoxy while remaining heat reworkable.

18. The chip underfill material of claim 17 , wherein the epoxy is a diglycidylether of a difunctional bisphenol and wherein the first and second curatives are difunctional amine curatives.

19. The chip underfill material of claim 17 , wherein the first curative is one of the group consisting of 1,4 and 1,3 butane diamine and wherein the second curative is one of the group consisting of 1,4 phenylene diamine, 1,3 phenylene diamine, and diaminosulfone diamine.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2014
From: GAYNES, MICHAEL A.; GELORME, JEFFREY D.; NAH, JAE-WOONG
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 033504/0055 →