IP Library Granted Patent US 9,076,700
Granted Patent B2
US 9,076,700 · App. 14/464,026 · Granted Jul 7, 2015

Semiconductor device and method of manufacturing same

Inventors: Michihiro Kawashita (Hitachinaka, JP); Yasuhiro Yoshimura (Kasumigaura, JP); Naotaka Tanaka (Kasumigaura, JP); Takahiro Naito (Dusseldorf, DE); Takashi Akazawa (Musashimurayama, JP)
Assignee: Tessera Advanced Technologies, Inc.
H01L24/13H01L21/6835H01L21/76898H01L23/481H01L24/11H01L24/12H01L24/16H01L24/81H01L24/94H01L25/0657H01L25/50H01L2221/68372H01L2224/1147H01L2224/11472H01L2224/13009H01L2224/13022H01L2224/13025H01L2224/13099H01L2224/274H01L2224/81136H01L2224/81365H01L2224/81801H01L2225/06513H01L2225/06517H01L2225/06541H01L2924/01002H01L2924/01005H01L2924/01013H01L2924/01018H01L2924/01022H01L2924/01029H01L2924/01074H01L2924/01078H01L2924/01079H01L2924/19041H01L2924/30107H01L2924/01006H01L2924/01024H01L2924/01033H01L2924/014H01L24/27H01L2224/81345H01L2224/0557H01L2224/05572H01L2924/1306H01L23/5386H01L2224/13013H01L2224/13014H01L2224/13021H01L2924/01028H01L2924/10253H01L2924/1205H01L2924/14H01L2924/1451H01L2924/00014H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,076,700
App. No.
14/464,026
Granted
Jul 7, 2015
Kind
B2
Abstract

In a semiconductor device in which a plurality of semiconductor chips are stacked, performance is enhanced without deteriorating productivity. The semiconductor device has a plurality of elements, an interlayer insulating film, a pad, and a bump electrode electrically connected with the pad sequentially formed on a main surface of a silicon substrate and has a back-surface electrode formed on a back surface of the silicon substrate and electrically connected with the bump electrode. The bump electrode has a protruding portion penetrating through the pad and protruding toward the silicon substrate side. The back-surface electrode is formed so as to reach the protruding portion of the bump electrode from the back surface side of the silicon substrate toward the main surface side and to cover the inside of a back-surface electrode hole portion which does not reach the pad, so that the back-surface electrode is electrically connected with the bump electrode.

Claims (31)

1. A semiconductor device comprising:

a semiconductor substrate having a main surface and a back surface positioned on an opposite side to the main surface;

a first insulating film formed on the main surface of the semiconductor substrate;

a first hole formed in the first insulating film;

a second hole formed in the back surface of the semiconductor substrate;

an electrode having a first portion which is formed at least in and entirely fills the first hole and a protruding portion which extends from the semiconductor substrate; and

a conductive film conformally formed in the second hole and electrically connected to a bottom surface of the electrode, the conductive film leaving a third hole in the semiconductor substrate open to the back surface configured to receive a second electrode of a second semiconductor substrate.

2. The semiconductor device according to claim 1 , wherein a protective insulating film is formed at a boundary portion between the electrode and the semiconductor substrate so that the electrode and the semiconductor substrate are electrically insulated from each other.

3. The semiconductor device according to claim 1 , further comprising a second insulating film formed at a boundary portion between the conductive film and the semiconductor substrate so that the conductive film and the semiconductor substrate are electrically insulated from each other.

4. The semiconductor device according to claim 1 , wherein the electrode is disposed over at least a portion of the first insulating film.

5. The semiconductor device according to claim 1 , wherein the first portion of the electrode exposed above the first insulating film has a tapered shape.

6. The semiconductor device according to claim 5 , wherein the tapered shape of the electrode has sides with an angular inclination having an angle greater than or equal to 45 degrees to less than 70 degrees.

7. The semiconductor device according to claim 5 , wherein the tapered shape of the electrode has sides with an angular inclination having an angle greater than or equal to 70 degrees to less than 90 degrees.

8. The semiconductor device according to claim 1 , wherein a portion of the electrode exposed above the first insulating film is shaped to be inserted into a fourth hole of a third semiconductor substrate.

9. The semiconductor device according to claim 8 , wherein the portion of the electrode exposed above the first insulating film is further shaped by plastic deformation.

10. The semiconductor device according to claim 1 , wherein the conductive film is further connected to a side surface of the electrode.

11. The semiconductor device according to claim 1 , wherein:

the electrode includes a seed layer and a metal film;

the seed layer includes one or more materials selected from a group consisting of Ti and TiW; and

the metal film includes one or more materials selected from a group consisting of Au, Cu, Al, and Ni.

12. The semiconductor device according to claim 1 , wherein:

the conductive film includes a seed layer and a metal film;

the seed layer includes Au and one or more materials selected from a group consisting of Ti and Cr; and

the metal film includes one or more materials selected from a group consisting of Au, Cu, Al, and Ni.

13. The semiconductor device according to claim 1 , wherein, in a planar view, a diameter of the protruding portion is smaller than a diameter of the second hole.

14. The semiconductor device according to claim 1 , wherein, in a planar view, a shape of a perimeter of the second hole is circular or polygonal.

15. The semiconductor device according to claim 1 , wherein, in a planar view, a shape of a perimeter of a portion of the electrode exposed above the first insulating film is circular, oval, or polygonal.

16. The semiconductor device according to claim 1 , wherein:

a pad is formed between the first insulating film and the electrode; and

the second hole does not reach the pad.

17. The semiconductor device according to claim 16 , wherein the pad is electrically connected to one or more circuit elements on the semiconductor substrate via multi-layer wiring.

Assignments (4)
CHANGE OF NAME Recorded Dec 4, 2025
From: TESSERA ADVANCED TECHNOLOGIES, INC.
To: ADEIA SEMICONDUCTOR ADVANCED TECHNOLOGIES INC.
Reel/Frame 073833/0529 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
Priority Claims (1)
JP 2008-323581 · Dec 19, 2008 · national
Continuity (3)
Continuation 13340165 · Dec 29, 2011
Continuation 12640766 · Dec 17, 2009
Related Publication 20150001711A1 · Jan 1, 2015