IP Library Granted Patent US 9,177,855
Granted Patent B2
US 9,177,855 · App. 14/467,142 · Granted Nov 3, 2015

Semiconductor device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Tokyo, JP); Jun Koyama (Kanagawa, JP); Masahiro Takahashi (Kanagawa, JP); Hideyuki Kishida (Kanagawa, JP); Akiharu Miyanaga (Kanagawa, JP); Junpei Sugao (Kanagawa, JP); Hideki Uochi (Kanagawa, JP); Yasuo Nakamura (Tokyo, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L21/76838H01L21/0217H01L21/02164H01L21/324H01L21/76801H01L21/76828H01L27/124H01L27/1225H01L29/45H01L29/4908H01L29/66742H01L29/66969H01L29/7869H01L29/78606H01L21/02554H01L21/02565H01L21/02631
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,177,855
App. No.
14/467,142
Granted
Nov 3, 2015
Kind
B2
Abstract

By using a conductive layer including Cu as a long lead wiring, increase in wiring resistance is suppressed. Further, the conductive layer including Cu is provided in such a manner that it does not overlap with the oxide semiconductor layer in which a channel region of a TFT is formed, and is surrounded by insulating layers including silicon nitride, whereby diffusion of Cu can be prevented; thus, a highly reliable semiconductor device can be manufactured. Specifically, a display device which is one embodiment of a semiconductor device can have high display quality and operate stably even when the size or definition thereof is increased.

Claims (63)

1. A method for manufacturing a semiconductor device, comprising the steps of:

forming a first insulating layer comprising silicon nitride over a substrate;

forming a first conductive layer comprising copper over the first insulating layer;

forming a second conductive layer so as to cover the first conductive layer;

forming a second insulating layer comprising silicon nitride over the second conductive layer;

forming a third insulating layer comprising silicon oxide over the second insulating layer;

forming an oxide semiconductor layer over the third insulating layer;

performing a first heat treatment so that hydrogen concentration of the oxide semiconductor layer is decreased;

forming a third conductive layer and a fourth conductive layer over the oxide semiconductor layer;

forming a fourth insulating layer comprising silicon oxide over the oxide semiconductor layer;

forming a fifth insulating layer comprising silicon nitride over the fourth insulating layer;

forming a fifth conductive layer over the fifth insulating layer so as to be electrically connected to one of the third conductive layer and the fourth conductive layer;

forming a sixth conductive layer comprising copper over the fifth conductive layer;

forming a sixth insulating layer comprising silicon nitride so as to cover the sixth conductive layer; and

forming a seventh conductive layer over the sixth insulating layer so as to be electrically connected to the other of the third conductive layer and the fourth conductive layer,

wherein the first conductive layer and the sixth conductive layer do not overlap with the oxide semiconductor layer, and

wherein the third conductive layer and the fourth conductive layer each comprise same material.

2. The method for manufacturing a semiconductor device according to claim 1 , wherein the first heat treatment is performed by a rapid thermal anneal method.

3. The method for manufacturing a semiconductor device according to claim 1 , wherein the first heat treatment is performed at higher than or equal to 400° C. and lower than or equal to 750° C.

4. The method for manufacturing a semiconductor device according to claim 1 , wherein the first heat treatment is performed in a rare gas or nitrogen atmosphere.

5. The method for manufacturing a semiconductor device according to claim 1 , further comprising the step of performing a second heat treatment at a temperature lower than that of the first heat treatment after the fourth insulating layer is formed.

6. The method for manufacturing a semiconductor device according to claim 5 , wherein the second heat treatment is performed at higher than or equal to 200° C. and lower than or equal to 400° C.

7. The method for manufacturing a semiconductor device according to claim 1 , wherein the first conductive layer further comprises at least one element selected from the group consisting of tungsten, tantalum, molybdenum, titanium, chromium, aluminum, zirconium, and calcium.

8. The method for manufacturing a semiconductor device according to claim 1 , wherein the second conductive layer comprises an element having a higher melting point than copper.

9. The method for manufacturing a semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises at least one of indium, gallium, and zinc.

10. The method for manufacturing a semiconductor device according to claim 1 , wherein the sixth conductive layer further comprises at least one element selected from the group consisting of tungsten, tantalum, molybdenum, titanium, chromium, aluminum, zirconium, and calcium.

11. A method for manufacturing a semiconductor device, comprising the steps of:

forming a first insulating layer comprising silicon nitride over a substrate;

forming a first conductive layer comprising copper over the first insulating layer;

forming a second conductive layer over the first conductive layer so as to cover the first conductive layer;

forming a second insulating layer comprising silicon nitride over the second conductive layer;

forming a third insulating layer comprising silicon oxide over the second insulating layer;

forming an island-like oxide semiconductor layer over the third insulating layer;

forming third conductive layers functioning as a source electrode and a drain electrode over the island-like oxide semiconductor layer;

forming a fourth insulating layer comprising silicon oxide over the third conductive layers;

forming a fifth insulating layer comprising silicon nitride over the fourth insulating layer;

forming a fourth conductive layer so as to be electrically connected to one of the third conductive layers functioning as the source electrode and the drain electrode through an opening provided in the fourth insulating layer and the fifth insulating layer;

forming a fifth conductive layer comprising copper over the fourth conductive layer;

forming a sixth insulating layer comprising silicon nitride so as to cover the fifth conductive layer; and

forming a sixth conductive layer so as to be electrically connected to the other of the third conductive layers functioning as the source electrode and the drain electrode through an opening provided in the fourth insulating layer, the fifth insulating layer, and the sixth insulating layer,

wherein a first heat treatment is performed so that hydrogen concentration of the island-like oxide semiconductor layer is decreased, and

wherein the first conductive layer and the fifth conductive layer do not overlap with the island-like oxide semiconductor layer.

12. The method for manufacturing a semiconductor device according to claim 11 , wherein the first heat treatment is performed by a rapid thermal anneal method.

13. The method for manufacturing a semiconductor device according to claim 11 , wherein the first heat treatment is performed at higher than or equal to 400° C. and lower than or equal to 750° C.

14. The method for manufacturing a semiconductor device according to claim 11 , wherein the first heat treatment is performed in a rare gas or nitrogen atmosphere.

15. The method for manufacturing a semiconductor device according to claim 11 , further comprising the step of performing a second heat treatment at a temperature lower than that of the first heat treatment after the fourth insulating layer is formed.

16. The method for manufacturing a semiconductor device according to claim 15 , wherein the second heat treatment is performed at higher than or equal to 200° C. and lower than or equal to 400° C.

17. The method for manufacturing a semiconductor device according to claim 11 , wherein the first conductive layer further comprises at least one element selected from the group consisting of tungsten, tantalum, molybdenum, titanium, chromium, aluminum, zirconium, and calcium.

18. The method for manufacturing a semiconductor device according to claim 11 , wherein the second conductive layer comprises an element having a higher melting point than copper.

19. The method for manufacturing a semiconductor device according to claim 11 , wherein the island-like oxide semiconductor layer comprises at least one of indium, gallium, and zinc.

20. The method for manufacturing a semiconductor device according to claim 11 , wherein the fifth conductive layer further comprises at least one element selected from the group consisting of tungsten, tantalum, molybdenum, titanium, chromium, aluminum, zirconium, and calcium.

21. A method for manufacturing a semiconductor device, comprising the steps of:

forming a first conductive layer comprising copper over a substrate;

forming a first insulating layer comprising nitrogen over the first conductive layer;

forming a second insulating layer comprising oxygen over the first insulating layer;

forming an oxide semiconductor layer over the second insulating layer;

forming a second conductive layer over the oxide semiconductor layer, wherein the second conductive layer comprises one selected from the group consisting of W, Ta, Mo, Ti and Cr;

forming a third conductive layer comprising copper over the second conductive layer, wherein the third conductive layer is electrically connected to the oxide semiconductor layer; and

forming a fourth conductive layer electrically connected to the oxide semiconductor layer, wherein the fourth conductive layer comprises a transparent conductive material.

22. The method for manufacturing a semiconductor device according to claim 21 , further comprising the step of performing a heat treatment so that hydrogen concentration of the oxide semiconductor layer is decreased.

23. The method for manufacturing a semiconductor device according to claim 21 , wherein the first conductive layer further comprises at least one element selected from the group consisting of tungsten, tantalum, molybdenum, titanium, chromium, aluminum, zirconium, and calcium.

24. The method for manufacturing a semiconductor device according to claim 21 , wherein the oxide semiconductor layer comprises at least one of indium, gallium, and zinc.

25. The method for manufacturing a semiconductor device according to claim 21 , wherein the third conductive layer further comprises at least one element selected from the group consisting of tungsten, tantalum, molybdenum, titanium, chromium, aluminum, zirconium, and calcium.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2014
From: YAMAZAKI, SHUNPEI; KOYAMA, JUN; TAKAHASHI, MASAHIRO; KISHIDA, HIDEYUKI; MIYANAGA, AKIHARU; SUGAO, JUNPEI; UOCHI, HIDEKI; NAKAMURA, YASUO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 033799/0272 →
Priority Claims (1)
JP 2009-235791 · Oct 9, 2009 · national
Continuity (2)
Continuation 12898357 · Oct 5, 2010
Related Publication 20140370706A1 · Dec 18, 2014