IP Library Granted Patent US 9,219,151
Granted Patent B1
US 9,219,151 · App. 14/477,214 · Granted Dec 22, 2015

Method for manufacturing silicon nitride layer and method for manufacturing semiconductor structure applying the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,219,151
App. No.
14/477,214
Granted
Dec 22, 2015
Kind
B1
Abstract

A method for manufacturing a silicon nitride layer and a method for manufacturing a semiconductor structure applying the same are provided. The method for manufacturing a silicon nitride layer includes forming the silicon nitride layer and stressing the silicon nitride layer by a high density plasma chemical vapor deposition (HDPCVD) treatment.

Claims (15)

1. A method for manufacturing a semiconductor structure, comprising:

providing a substrate;

forming a n-type metal oxide semiconductor (NMOS) on the substrate;

forming a contact etch stop layer over the NMOS;

stressing the contact etch stop layer by a high density plasma chemical vapor deposition (HDPCVD) treatment; and

forming an inter layer dielectric by the HDPCVD treatment;

wherein the stressing of the contact etch stop layer and the forming of the inter layer dielectric are carried out sequentially in a same chamber or carried out in different chambers of a same apparatus without breaking into air.

2. The method according to claim 1 , wherein the stressing of the contact etch stop layer by the HDPCVD treatment is carried out right after the forming of the contact etch stop layer.

3. The method according to claim 1 , wherein the contact etch stop layer is formed of silicon nitride.

4. The method according to claim 1 , wherein a thickness of the contact etch stop layer is ranged from 200 Å to 300 Å.

5. The method according to claim 1 , wherein the stressing of the contact etch stop layer by the HDPCVD treatment is carried out at a temperature lower than 450° C. for 5 s to 120 s.

6. The method according to claim 1 , wherein the inter layer dielectric is formed of SiO 2 , doped-SiO 2 , undoped silicate glass (USG) or phosphosilicate glass (PSG).

7. The method according to claim 1 , wherein after stressing the contact etch stop layer by the HDPCVD treatment, the contact etch stop layer is tensile stressed.

8. The method according to claim 1 , wherein a tensile stress of the contact etch stop layer is increased 10% to 60% by the stressing of the contact etch stop layer by the HDPCVD treatment.

9. The method according to claim 1 , wherein a tensile stress of the contact etch stop layer is increased 10% to 20% by the stressing of the contact etch stop layer by the HDPCVD treatment.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2014
From: LIU, WEI-HSIN; WU, TZU-CHIN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 033670/0316 →