IP Library › Granted Patent US 9,397,094
Granted Patent B2
US 9,397,094 · App. 14/496,442 · Granted Jul 19, 2016

Semiconductor structure with an L-shaped bottom plate

Inventors: Kangguo Cheng (Schenectady, NY); Wilfried E. Haensch (Somers, NY); Ali Khakifirooz (Los Altos, CA); Davood Shahrjerdi (Brooklyn, NY)
Assignee: International Business Machines Corporation
H01L27/088H01L29/66484H01L29/66666
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,397,094
App. No.
14/496,442
Granted
Jul 19, 2016
Kind
B2
Abstract

A semiconductor structure having a first source/drain semiconductor structure connected to a vertical channel such that the source/drain semiconductor structure has a vertical side that is substantially planar with a vertical side of the first vertical channel, the vertical channel being perpendicular relative to a layer of substrate to which the source/drain semiconductor structure is attached.

Claims (24)

1. A semiconductor structure, the semiconductor structure comprising:

a first vertical channel; and

a first source/drain semiconductor structure connected to the first vertical channel such that the first source/drain semiconductor structure has a vertical side that is substantially planar with a vertical side of the first vertical channel, the first source/drain semiconductor structure extending horizontally from its vertical side farther than the first vertical channel extends from its vertical side such that a width of the source/drain is greater than a width of the first vertical channel, the first source/drain semiconductor structure being located on a layer of substrate, the vertical channel being perpendicular relative to the layer of substrate.

2. The semiconductor structure of claim 1 , the semiconductor structure further comprising:

a first gate structure that is in contact with at least a portion of the first vertical channel; and

a first layer of semiconductor material that covers the gate, the first source/drain semiconductor structure and at least a portion of the first vertical channel.

3. The semiconductor structure of claim 2 , the semiconductor structure further comprising:

a second source/drain semiconductor structure that is in contact with the first vertical channel such that the first gate structure interposed between the first source/drain semiconductor structure and the second source/drain semiconductor structure.

4. The semiconductor structure of claim 1 , the method further comprising:

a first electrical contact that is connected to the first source/drain semiconductor structure.

5. The semiconductor structure of claim 4 , the semiconductor structure further comprising:

a second layer of semiconductor material that covers at least the first source/drain semiconductor structure, wherein the first electrical contact passes through at least a portion of the second layer of semiconductor material.

6. The semiconductor structure of claim 1 , the semiconductor structure further comprising:

a third source/drain semiconductor structure located on the layer of substrate;

a fourth source/drain semiconductor structure located on the layer of substrate;

a second vertical channel connected to third source/drain semiconductor structure, the third source/drain semiconductor structure having a vertical side that is substantially planar with a vertical side of the second vertical channel, the vertical side of the first vertical channel faces vertical side of the second vertical channel;

a third vertical channel connected to fourth source/drain semiconductor structure, the fourth source/drain semiconductor structure having a vertical side that is substantially planar with a vertical side of the third vertical channel.

7. The semiconductor structure of claim 6 , the semiconductor structure further comprising:

the second vertical channel being interposed between the first vertical channel and the third vertical channel, a distance between the first vertical channel and the second vertical channel being substantially less than and a distance between the second vertical channel and the third vertical channel.

8. The semiconductor structure of claim 6 , the semiconductor structure further comprising:

a second gate structure that is in contact with at least a portion of the second vertical channel;

a third gate structure that is in contact with at least a portion of the third vertical channel;

a fifth source/drain semiconductor structure that is in contact with the second vertical channel such that the second gate structure interposed between the third source/drain semiconductor structure and the fifth source/drain semiconductor structure; and

a sixth source/drain semiconductor structure that is in contact with the third vertical channel such that the third gate structure interposed between the fourth source/drain semiconductor structure and the sixth source/drain semiconductor structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2014
From: CHENG, KANGGUO; HAENSCH, WILFRIED E.; KHAKIFIROOZ, ALI; SHAHRJERDI, DAVOOD
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 033819/0441 →
Continuity (1)
Related Publication 20160093611A1 · Mar 31, 2016